DP8481 TTL to 10k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch. The outputs are gated with CS providing for wire ORing of outputs. The strobe and chip select inputs operate at ECL levels. Y Y Y Y Y Logic and Connection Diagram Dual-In-Line Package 16-pin flat-pack or DIP ECL control inputs CS provided for wire ORing of output bus 10k ECL I/O compatible 3.0 ns typical propagation delay Truth Table D Q STR CS H L X X L H Q L L L H X H H H L H e high level (most positive) L e low level (most negative) X e don’t care Order Number DP8481F, DP8481J or DP8481N See NS Package F16B, J16A or N16A TL/F/5862 – 1 Top View C1995 National Semiconductor Corporation TL/F/5862 RRD-B30M115/Printed in U. S. A. DP8481 TTL to 10k ECL Level Translator with Latch June 1986 Absolute Maximum Ratings (Note 1) Recommended Operating Conditions If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. VEE Supply Voltage b 5.2V g 10% VCC Supply Voltage 5.0V g 10% TA, Ambient Temperature 0§ C to 75§ C VEE Supply Voltage b 8V VCC Supply Voltage Input Voltage (ECL) Input Voltage (TTL) Output Current Maximum Power Dissipation* at 25§ C Molded Package Storage Temperature 7V GND to VEE b 1V to 5.5V 50 mA 1476 mW b 65§ C to a 150§ C *Derate molded package 11.8 mW/§ C above 25§ C. Electrical Characteristics (TTL Logic) (Notes 2 and 3) Symbol Parameter Conditions VIL Input Low Voltage VIH Input High Voltage IIL Input Low Current VIN e 0.5V IIH Input High Current VIN e 2.5V VCLAMP Input Clamp Voltage IIN eb12 mA ICC Supply Current VCC e 5.5V Min Typ Max Units 0.8 V b 200 mA mA 2.0 V b 25 1.0 40 b 0.9 b 1.2 V 10 20 mA Electrical Characteristics (ECL Logic) (Notes 2 and 3) Symbol VIL VIH IIL Parameter Input Low Voltage Input High Voltage Conditions VEE eb5.2V VEE eb5.2V Input Low Current VIN eb1.8V IIH Input High Current VIN eb0.8V VOL Output Low Voltage VEE eb5.2V VOH VOLC VOHC IEE Output High Voltage Output Low Voltage Output High Voltage Supply Current TA Min Max Units 0§ C 25§ C 75§ C b 1870 b 1850 b 1830 Typ b 1490 b 1475 b 1450 mV 0§ C 25§ C 75§ C b 1145 b 1105 b 1045 b 840 b 810 b 720 mV 150 mA 55 85 VEE eb5.2V VEE eb5.2V 200 mA 0§ C 25§ C 75§ C b 1870 b 1850 b 1830 b 1665 b 1650 b 1625 mV 0§ C 25§ C 75§ C b 1000 b 960 b 900 b 840 b 810 b 720 mV b 1645 b 1630 b 1605 mV 0§ C 25§ C 75§ C VEE eb5.2V 0§ C 25§ C 75§ C VEE eb5.7V b 1020 b 980 b 920 mV b 70 2 b 90 mA Switching Characteristics (Notes 2 and 4) Min Typ Max Units tPD1 Symbol Strobe To Output Delay Parameter Conditions 1.5 3.0 6.0 ns tPD2 Data To Output Delay 2.5 4.5 7.5 ns tS Data Set-Up Time to Strobe 5.0 2.0 ns tH Data Hold Time 1.0 0 ns tPW Strobe Pulse Width 5.0 3.0 tPD3 Chip Select to Output Delay 1.0 2.5 tSCS Data Set-Up Time to Chip Select 5.5 3.0 ns 4.0 ns ns Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation. Note 2: Unless otherwise specified, min/max limits apply across the 0§ C to 75§ C ambient temperature range in still air and across the specified supply variations. All typical values are for 25§ C and nominal supply. Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified. Note 4: Unless otherwise specified, all AC measurements are referenced from the 1.5V level of the TTL input and to/from the 50% point of the ECL signal and a 50X resistor to b 2V is the load. ECL input rise and fall times are 2.0 ns g 0.2 ns from 20% to 80%. TTL input characteristic is 0V to 3V with tr e tf s 3 ns measured from 10% to 90%. Switching Time Waveforms TL/F/5862 – 2 TL/F/5862 – 3 3 4 Physical Dimensions inches (millimeters) Ceramic Flat Package (F) Order Number DP8481F NS Package F16B Ceramic Dual-In-Line Package (J) Order Number DP8481J NS Package J16A 5 DP8481 TTL to 10k ECL Level Translator with Latch Physical Dimensions inches (millimeters) (Continued) Molded Dual-In-Line Package (N) Order Number DP8481N NS Package N16A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Europe Fax: (a49) 0-180-530 85 86 Email: cnjwge @ tevm2.nsc.com Deutsch Tel: (a49) 0-180-530 85 85 English Tel: (a49) 0-180-532 78 32 Fran3ais Tel: (a49) 0-180-532 93 58 Italiano Tel: (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.