Central CTLDM7120-M563 Surface mount n-channel enhancement-mode silicon mosfet Datasheet

CTLDM7120-M563
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
TLM563 CASE
• Device is Halogen Free by design
APPLICATIONS:
• Load Power Switches
• DC/DC Converters
• Battery powered devices including Cell Phones,
PDAs, Digital Cameras, MP3 Players, etc.
w w w. c e n t r a l s e m i . c o m
DESCRIPTION:
The CENTRAL SEMICONDUCTOR CTLDM7120-M563
is a high quality, enhancement-mode N-channel
MOSFET packaged in a space saving 1.6 x 1.6mm
TLM™ surface mount package. This device is a TLM™
equivalent of the popular CMLDM7120G, SOT-563
device, featuring enhanced thermal characteristics, a
package footprint compatible with standard SOT-563
mounting pad geometries, and a height profile of only
0.4mm.
MARKING CODE: CKN
FEATURES:
•
•
•
•
•
•
MAXIMUM RATINGS: (TA=25°C)
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (Steady State)
Maximum Pulsed Drain Current, tp=10μs
Power Dissipation (Note 1)
Operating and Storage Junction Temperature
Thermal Resistance (Note 1)
ESD protection up to 2kV
High Current (ID=1.0A)
Low rDS(ON) (0.14Ω MAX @ VGS=2.5V, ID=0.5A)
Logic level compatibility
High Thermal Efficiency
TLM563 with a package profile of 0.4mm, compatible with
SOT-563 mounting geometries
SYMBOL
VDS
20
UNITS
V
VGS
ID
8.0
V
1.0
A
IDM
PD
4.0
A
500
mW
TJ, Tstg
ΘJA
-65 to +150
°C
250
°C/W
ELECTRICAL CHARACTERISTICS: (TA=25°C unless otherwise noted)
SYMBOL
TEST CONDITIONS
MIN
TYP
IGSSF, IGSSR
VGS=8.0V, VDS=0
IDSS
BVDSS
VGS(th)
VDS=20V, VGS=0
VGS=0, ID=250μA
MAX
10
UNITS
μA
10
μA
1.2
V
1.1
V
20
V
VSD
VDS=10V, ID=1.0mA
VGS=0, IS=1.0A
rDS(ON)
VGS=4.5V, ID=500mA
0.075
0.10
Ω
rDS(ON)
VGS=2.5V,
VGS=1.5V,
ID=500mA
0.10
0.14
Ω
ID=100mA
0.20
0.25
Ω
rDS(ON)
gFS
Crss
Ciss
Coss
ton
toff
0.5
VDS=10V, ID=500mA
VDS=10V, VGS=0, f=1.0MHz
2.5
S
45
pF
VDS=10V, VGS=0, f=1.0MHz
VDS=10V, VGS=0, f=1.0MHz
220
pF
120
pF
25
ns
VDD=10V, VGS=5.0V, ID=500mA
VDD=10V, VGS=5.0V, ID=500mA
Notes: (1) Mounted on 2 inch square FR4 PCB with copper mounting pad area of 2.4mm2.
140
ns
R2 (17-February 2010)
CTLDM7120-M563
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
TLM563 CASE - MECHANICAL OUTLINE
SUGGESTED MOUNTING PADS
(Dimensions in mm)
PIN CONFIGURATION
LEAD CODE:
1) Drain
2) Drain
3) Gate
4) Source
5) Drain
6) Drain
MARKING CODE: CKN
R2 (17-February 2010)
w w w. c e n t r a l s e m i . c o m
Similar pages