IDT IDT7112415YGI8 Cmos static ram 1 meg (128k x 8-bit) revolutionary pinout equal access and cycle time Datasheet

IDT71124
CMOS Static RAM
1 Meg (128K x 8-Bit)
Revolutionary Pinout
Features
◆
◆
◆
◆
◆
◆
◆
Description
128K x 8 advanced high-speed CMOS static RAM
JEDEC revolutionary pinout (center power/GND) for
reduced noise.
Equal access and cycle times
– Commercial: 12/15/20ns
– Industrial: 15/20ns
One Chip Select plus one Output Enable pin
Bidirectional inputs and outputs directly TTL-compatible
Low power consumption via chip deselect
Available in a 32-pin 400 mil Plastic SOJ.
The IDT71124 is a 1,048,576-bit high-speed static RAM organized as
128K x 8. It is fabricated using high-performance, high-reliability CMOS
technology. This state-of-the-art technology, combined with innovative
circuit design techniques, provides a cost-effective solution for high-speed
memory needs. The JEDEC centerpower/GND pinout reduces noise
generation and improves system performance.
The IDT71124 has an output enable pin which operates as fast as 6ns,
with address access times as fast as 12ns available. All bidirectional inputs
and outputs of the IDT71124 are TTL-compatible and operation is from
a single 5V supply. Fully static asynchronous circuitry is used; no clocks
or refreshes are required for operation.
The IDT71124 is packaged in a 32-pin 400 mil Plastic SOJ.
Functional Block Diagram
A0
•
•
•
ADDRESS
DECODER
•
•
•
1,048,576-BIT
MEMORY ARRAY
A16
I/O0 - I/O7
8
8
•
I/O CONTROL
,
8
WE
OE
CS
CONTROL
LOGIC
3514 drw 01
APRIL 2013
1
©2013 Integrated Device Technology, Inc.
DSC-3514/11
IDT71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Pin Configuration
Absolute Maximum Ratings(1)
Symbol
A0
A1
A2
A3
CS
I/O0
I/O1
VCC
GND
I/O2
I/O3
WE
A4
A5
A6
A7
A16
A15
A14
A13
OE
I/O7
I/O6
GND
VCC
I/O5
I/O4
A12
A11
A10
A9
A8
1
32
2
31
3
30
4
29
28
5
6 SO32-3 27
26
7
25
8
9
24
10
23
11
22
12
21
13
20
14
19
15
18
16
17
,
Rating
Value
Unit
V
VTERM (2)
Terminal Voltage with
Respect to GND
-0.5 to +7.0(2)
TA
Operating Temperature
0 to +70
o
C
TBIAS
Temperature
Under Bias
-55 to +125
o
C
TSTG
Storage
Temperature
-55 to +125
o
C
PT
Power Dissipation
1.25
W
IOUT
DC Output Current
50
mA
3514 tbl 02
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliabilty.
2. VTERM must not exceed Vcc + 0.5V.
3514 drw 02
SOJ
Top View
Capacitance
(TA = +25°C, f = 1.0MHz)
CS
OE
WE
I/O
L
L
H
DATAOUT
Read Data
L
X
L
DATAIN
Write Data
L
H
H
High-Z
Output Disabled
H
X
X
High-Z
Deselected - Standby (ISB)
VHC(3)
X
X
High-Z
Deselected - Standby (ISB1)
NOTES:
1. H = VIH, L = VIL, x = Don't care.
2. VLC = 0.2V, VHC = VCC -0.2V.
3. Other inputs ≥ VHC or ≤ VLC.
Parameter(1)
Symbol
Truth Table(1,2)
Function
CIN
Input Capacitance
CI/O
I/O Capacitance
Conditions
Max.
Unit
VIN = 3dV
8
pF
VOUT = 3dV
8
pF
3514 tbl 03
NOTE:
1. This parameter is guaranteed by device characterization, but is not production tested.
3514 tbl 01
Recommended Operating
Temperature and Supply Voltage
Grade
Temperature
GND
VCC
Commercial
0°C to +70°C
0V
5.0V ± 10%
Industrial
–40°C to +85°C
0V
5.0V ± 10%
3514 tbl 04
Recommended DC Operating
Conditions
Symbol
Parameter
VCC
Supply Voltage
GND
Ground
VIH
Input High Voltage
VIL
Input Low Voltage
Min.
Typ.
Max.
Unit
4.5
5.0
5.5
V
0
0
0
V
2.2
___ _
VCC +0.5
V
___ _
0.8
(1)
-0.5
V
3514 tbl 05
6.42
2
IDT 71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
DC Electrical Characteristics
(VCC = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)
Symbol
Parameter
Test Conditions
Min.
Max.
Unit
|ILI|
Input Leakage Current
VCC = Max., VIN = GND to VCC
___
5
µA
|ILO|
Output Leakage Current
VCC = Max., CS = VIH, VOUT = GND to VCC
___
5
µA
VOL
Output Low Voltage
IOL = 8mA, VCC = Min.
___
0.4
V
VOH
Output High Voltage
IOH = –4mA, VCC = Min.
2.4
___
V
3514 tbl 06
DC Electrical Characteristics(1)
(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC – 0.2V)
71124S12
Symbol
Parameter
71124S15
71124S20
Com'l.
Com'l.
Ind.
Com'l.
Ind.
Unit
ICC
Dynamic Operating Current
CS < VIL, Outputs Open, VCC = Max., f = fMAX(2)
160
155
155
140
140
mA
ISB
Standby Power Supply Current (TTL Level)
CS > VIH, Outputs Open, V CC = Max., f = fMAX(2)
40
40
40
40
40
mA
ISB1
Full Standby Power Supply Current (CMOS Level)
CS > VHC, Outputs Open, V CC = Max., f = 0(2)
VIN < VLC or VIN > VHC
10
10
10
10
10
mA
3514 tbl 07
NOTES:
1. All values are maximum guaranteed values.
2. fMAX = 1/tRC (all address inputs are cycling at f MAX); f = 0 means no address input lines are changing.
AC Test Conditions
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
AC Test Load
See Figure 1 and 2
3514 tbl 08
AC Test Loads
5V
5V
480Ω
480Ω
DATA OUT
DATA OUT
30pF
255Ω
.
5pF*
255Ω
3514 drw 04
3514 drw 03
*Including jig and scope capacitance.
Figure 1. AC Test Load
Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ , tOW, and tWHZ)
6.42
3
.
IDT71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
AC Electrical Characteristics
(VCC = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)
71124S12(2)
Symbol
Parameter
71124S15
71124S20
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
tRC
Read Cycle Time
12
____
15
____
20
____
ns
tAA
Address Access Time
____
12
____
15
____
20
ns
tACS
Chip Select Access Time
____
12
____
15
____
20
ns
3
____
3
____
ns
8
ns
(1)
tCLZ
Chip Select to Output in Low-Z
3
____
tCHZ(1)
Chip Deselect to Output in High-Z
0
6
0
7
0
tOE
Output Enable to Output Valid
____
6
____
7
____
8
ns
0
____
0
____
ns
(1)
tOLZ
Output Enable to Output in Low-Z
0
____
tOHZ(1)
Output Disable to Output in High-Z
0
5
0
5
0
7
ns
tOH
Output Hold from Address Change
4
____
4
____
4
____
ns
tPU(1)
Chip Select to Power-Up Time
0
____
0
____
0
____
ns
Chip Deselect to Power-Down Time
____
12
____
15
____
20
ns
tWC
Write Cycle Time
12
____
15
____
20
____
ns
tAW
Address Valid to End of Write
8
____
12
____
15
____
ns
tCW
Chip Select to End of Write
8
____
12
____
15
____
ns
tAS
Address Set-up Time
0
____
0
____
0
____
ns
tWP
Write Pulse Width
8
____
12
____
15
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
ns
tDW
Data Valid to End-of-Write
6
____
8
____
9
____
ns
tDH
Data Hold Time
0
____
0
____
0
____
ns
tOW(1)
Output active from End-of-Write
3
____
3
____
4
____
ns
tWHZ(1)
Write Enable to Output in High-Z
0
5
0
5
0
8
(1)
tPD
WRITE CYCLE
NOTE:
1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
2. There is no industrial temperature offering for the 12ns speed grade.
6.42
4
ns
3514 tbl 09
IDT 71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Timing Waveform of Read Cycle No. 1(1)
tRC
ADDRESS
tAA
OE
tOE
tOLZ
CS
tCLZ
DATAOUT
VCC SUPPLY ICC
CURRENT ISB
(5)
(5)
tACS
(3)
tCHZ
HIGH IMPEDANCE
(5)
tOHZ (5)
.
DATAOUT VALID
tPD
tPU
3514 drw 05
Timing Waveform of Read Cycle No. 2(1,2,4)
tRC
ADDRESS
tAA
tOH
DATAOUT
tOH
PREVIOUS DATAOUT VALID
.
DATAOUT VALID
3514 drw 06
NOTES:
1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise tAA is the limiting parameter.
4. OE is LOW.
5. Transition is measured ±200mV from steady state.
6.42
5
IDT71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)
tWC
ADDRESS
tAW
CS
tWR
tAS
tWP
(2)
.
WE
tWHZ
(5)
tOW
(5)
HIGH IMPEDANCE
(3)
DATAOUT
(3)
tDH
tDW
DATAIN
tCHZ (5)
DATAIN VALID
3514 drw 07
Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)
tWC
ADDRESS
tAW
CS
tAS
tCW
tWR
.
WE
tDW
tDH
DATAIN VALID
DATAIN
3514 drw 08
NOTES:
1. A write occurs during the overlap of a LOW CS and a LOW WE.
2. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, tWP must be greater than or equal to t WHZ + tDW to allow the I/O drivers to turn off and data to be placed
on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS must be active during the tCW write period.
5. Transition is measured ±200mV from steady state.
6.42
6
IDT 71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Ordering Information
71124
S
XX
Device
Type
Power
Speed
X
Package
X
X
X
Process/
Temperature
Range
Blank Tube or Tray
8
Tape and Reel
Blank Commercial (0 C to +70 C)
I
Industrial (–40 C to +85 C)
G
Green
Y
400-mil SOJ (SO32-3)
12*
15
20
Speed in nanoseconds
3514 drw 09
* No industrial temp on 12ns speed
6.42
7
IDT71124 CMOS Static RAM
1 Meg (128K x 8-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Datasheet Document History
08/05/99:
08/13/99:
09/30/99:
02/18/00:
03/14/00:
04/01/00:
08/09/00:
02/01/01:
10/23/08:
04/02/13:
Pg. 3
Pg. 4
Pg. 6
Pg. 8
Pg. 1, 3, 4, 7
Pg. 3
Pg. 3
Pg.4
Pg.7
Pg.1
Pg.3
Pg.4
Pg.7
Updated to new format
Removed military entries on DC table
Removed Note 1 and renumbered footnotes
Revised footnotes on Write Cycle No. 1 diagram
Added Datasheet Document History
Added 12ns, 15ns, and 20ns industrial temperature speed grade offerings
Revise ISB for Industrial Temperature offerings to meet commerical specifications
Revised ISB to accomidate speed functionality
Tightened tAW, tCW, tWP and tDW within the AC Electrical Characteristics
Not recommended for new designs
Removed "Not recommended for new designs"
Removed "IDT" from the orderable part number
Removed 12ns speed from the Industrial temp offering. Removed IDT in reference to fabrication
Removed the industrial 12ns speed grade information from the DC Electrical Chars table 07
Added footnote 2 to AC Electrical Chars table 09 to indicate that there is no industrial 12ns speed
Added Tape & Reel and Green designators to the ordering information. Added a footnote to the
ordering information to indicate that there is no industrial 12ns speed offering
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or
408-284-8200
fax: 408-284-2775
www.idt.com
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.42
8
for Tech Support:
[email protected]
800-345-7015
Similar pages