PCA EP9121 28 pin smd 5 tap ttl compatible active delay line Datasheet

28 Pin SMD 5 Tap TTL Compatible
Active Delay Lines
ELECTRONICS INC.
EP9100 to EP9129 &
EP9100-RC to EP9129-RC
Add “-RC” after part number for RoHS Compliant
J-Lead
Part Number
EP9100(-RC)
EP9101(-RC)
EP9102(-RC)
EP9103(-RC)
EP9104(-RC)
EP9105(-RC)
EP9106(-RC)
EP9107(-RC)
Gull-Wing
Part Number
EP9115(-RC)
EP9116(-RC)
EP9117(-RC)
EP9118(-RC)
EP9119(-RC)
EP9120(-RC)
EP9121(-RC)
EP9122(-RC)
Tap Delays
(†±5% or ± 2nS)
5
6
7
8
9
10
12
15
10
12
14
16
18
20
24
30
15
18
21
24
27
30
36
45
Total Delay
(†±5% or ± 2nS)
20
24
28
32
36
40
48
60
J-Lead
Part Number
EP9108(-RC)
EP9109(-RC)
EP9110(-RC)
EP9111(-RC)
EP9112(-RC)
EP9113(-RC)
EP9114(-RC)
25
30
35
40
45
50
60
7
Gull-Wing
Part Number
EP9123(-RC)
EP9124(-RC)
EP9125(-RC)
EP9126(-RC)
EP9127(-RC)
EP9128(-RC)
EP9129(-RC)
Tap Delays
(†±5% or ± 2nS)
20 40 60 80
25 50 75 100
30 60 90 120
35 70 105 140
40 80 120 160
45 90 135 180
50 100 150 200
Total Delay
(†±5% or ± 2nS)
100
125
150
175
200
225
250
†Whichever is greater. • Delay times referenced from input to leading edges at 25°C, 5.0V, with no load.
4
VCC
2
4
Schematic
DC Electrical Characteristics
Parameter
26
PCA
EP9100(-RC)
D.C.
Test Conditions
Min.
High-Level Output Voltage
Low-Level Output Voltage
Input Clamp Voltage
High-Level Input Current
VCC = min. VIL = max. I OH = max
VCC = min. VIH = min. IOL= max
VCC = min. II = IIK
VCC = max. VIN = 2.7V
VCC = max. VIN = 5.25V
IIL
Low-Level Input Current
VCC = max. VIN = 0.5V
IOS Short Circuit Output Current VCC = max. VOUT = 0.
(One output at a time)
ICCH High-Level Supply Current VCC = max. VIN = OPEN
ICCL Low-Level Supply Current VCC = max. VIN = 0
TRO Output Rise Time
Td ≤ 500 nS (0.75 to 2.4 Volts)
Td > 500 nS
NH
Fanout High-Level Output
VCC = max. VOH = 2.7V
NL
Fanout Low-Level Output
VCC = max. VOL = 0.5V
Recommended Operating Conditions
VCC Supply Voltage
VIH High-Level Input Voltage
VIL
Low-Level Input Voltage
IIK
Input Clamp Current
IOH High-Level Output Current
IOL Low-Level Output Current
PW* Pulse Width of Total Delay
d*
Duty Cycle
TA
Operating Free-Air Temperature
Min.
4.75
2.0
Max.
5.25
0.8
-18
-1.0
20
40
0
40
+70
Max.
Unit
0.5
-1.2
50
1.0
-2
-100
V
V
V
µA
mA
mA
mA
2.7
-40
Pulse Input Voltage
Pulse Width % of Total Delay
Pulse Rise Time (0.75 - 2.4 Volts)
Pulse Repetition Rate @ Td ≤ 200 nS
Pulse Repetition Rate @ Td > 200 nS
VCC Supply Voltage
Suggested Solder
.365
Pad Layout
.475
(9.27)
(12.07)
.370
Max.
(9.40)
18
.175 Max.
(4.45)
.050 Typ.
(1.27)
.025/.045
(.635/1.14)
4
1 28 26
PCA
EP9129(-RC)
D.C.
12
.370
Max.
(9.40)
.365
(9.27)
Suggested Solder
Pad Layout
.475
(12.07)
18
.050
Typ.
(1.27)
.030
(.762)
.450 Max.
(11.43)
.175 Max.
(4.45)
.050 Typ.
(1.27)
Notes :
1. Assembly Process
Volts
%
nS
MHz
KHz
Volts
.018 x .008
(.457 x .203)
Tin Plated Kova
.055
(1.40)
Gull Wing Package
(Leadframe)
(Assembly Solder)
.050 Typ.
(1.27)
.018 x .008
(.457 x .203)
Tin Plated Kovar
EP91XX
SnPb
EP91XX-RC
Sn
SnPb
SnPb
(RoHS exemption 7a)
Unit
3.2
110
2.0
1.0
100
5.0
.050
Typ.
(1.27)
.030
(.762)
.450 Max.
(11.43)
75
mA
75
mA
4
nS
5
nS
20 TTL Load
10 TTL Load
(Solder Composition)
Input Pulse Test Conditions @ 25° C
12
Unit
V
V
V
mA
mA
mA
%
%
°C
*These two values are inter-dependent.
EIN
PW
TRI
PRR
1 28
INPUT 12
18 GROUND
VOH
VOL
VIK
IIH
.055
(1.40)
J-Lead Package
15 28 17 26 OUTPUT
2. Peak Solder Rating
225°C
260°C
3
(168 hours,
≤30°C/60%RH)
4
(72 hours,
≤30°C/60%RH)
(per IPC/JEDEC J-STD-020C)
3. Moisture Sensitive Levels (MSL)
(per IPC/JEDEC J-STD-020C)
4. Weight
5. Packaging Information
(Tube)
TBD grams
TBD grams
45 pieces/tube
45 pieces/tube
Unless Otherwise Specified Dimensions are in Inches /mm ± .010 /.25
PCA ELECTRONICS, INC.
16799 SCHOENBORN ST.
NORTH HILLS, CA 91343
Product performance is limited to specified parameters. Data is subject to change without prior notice.
CS9810-XX & -RC
Rev. A1
1/31/06 RR
TEL: (818) 892-0761
FAX: (818) 894-5791
http://www.pca.com
Similar pages