Renesas HD74LV163AFPEL Synchronous 4-bit binary counter (synchronous clear) Datasheet

HD74LV163A
Synchronous 4-bit Binary Counter (Synchronous Clear)
REJ03D0320–0500Z
(Previous ADE-205-265C (Z))
Rev.5.00
Jun. 04, 2004
Description
The HD74LV163A is 4-bit binary counters. All flip flops are clocked simultaneously on the low to high to transition
(positive edge) of the clock input waveform. These counters may be preset using the load input. Presetting of all four
flip flops is synchronous to the rising edge of clock. When load is held low counting is disabled and the data on the A,
B, C and D inputs is loaded into the counter on the rising edge clock. If the load input is taken high before the positive
edge of clock, the count operation will be unaffected.
Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the
low-power consumption extends the battery life.
Features
•
•
•
•
•
•
•
VCC = 2.0 V to 5.5 V operation
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LV163AFPEL
HD74LV163ARPEL
HD74LV163ATELL
SOP–16 pin(JEITA)
SOP–16 pin(JEDEC)
TSSOP–16 pin
FP–16DAV
FP–16DNV
TTP–16DAV
FP
RP
T
EL (2,000 pcs/reel)
EL (2,500 pcs/reel)
ELL (2,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Rev.5.00 Jun. 04, 2004 page 1 of 14
HD74LV163A
Function Table
Inputs
Outputs
CLR
LOAD
ENP
ENT
CLK
QA
QB
QC
QD
L
H
H
H
H
X
X
L
H
H
H
X
X
X
X
L
H
X
X
X
L
X
H
X
↑
↑
↑
↑
↑
↓
L
A
No change
No change
Count up
No change
L
B
L
C
L
D
Note: H: High level
L: Low level
X: Immaterial
↑: Low to high transition
↓: High to low transition
A, B, C, D: Data input
Carry = ENT • QA • QB • QC • QD
Pin Arrangement
CLR 1
16 VCC
15 CARRY
OUTPUT
CK 2
A 3
14 QA
B 4
13 QB
C 5
12 QC
D 6
11 QD
ENP 7
10 ENT
GND 8
9 LOAD
(Top view)
Rev.5.00 Jun. 04, 2004 page 2 of 14
HD74LV163A
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Supply voltage range
VCC
Input voltage range*1
Output voltage range*1, 2
VI
VO
V
V
V
Input clamp current
Output clamp current
Continuous output current
Continuous current through
VCC or GND
Maximum power dissipation at
Ta = 25°C (in still air)*3
IIK
IOK
IO
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–0.5 to 7.0
–20
±50
±25
±50
Storage temperature
Tstg
ICC or
IGND
PT
mA
mA
mA
mA
mW
785
500
–65 to 150
Conditions
Output: H or L
VCC: OFF
VI < 0
VO < 0 or VO > VCC
VO = 0 to VCC
SOP
TSSOP
°C
Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Recommended Operating Conditions
Item
Symbol
Min
Max
Unit
Supply voltage range
VCC
Input voltage range
Output voltage range
Output current
VI
VO
IOH
2.0
0
0
—
—
—
—
—
—
—
—
0
0
0
5.5
5.5
VCC
–50
–2
–6
–12
50
2
6
12
200
100
20
V
V
V
µA
mA
–40
85
°C
IOL
Input transition rise or fall rate
∆t /∆v
Operating free-air temperature
Ta
Note: Unused or floating inputs must be held high or low.
Rev.5.00 Jun. 04, 2004 page 3 of 14
µA
mA
ns/V
Conditions
H or L
VCC = 2.0 V
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 2.0 V
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
HD74LV163A
Logic Diagram
CLK
CLR
D Q
Output
QA
CK
LOAD
Enable
Q
P
T
A
D Q
Output
QB
CK
Q
B
D Q
Data
Inputs
Output
QC
CK
Q
C
D Q
Output
QD
CK
Q
D
Carry
Output
Rev.5.00 Jun. 04, 2004 page 4 of 14
HD74LV163A
Timing Diagram
CLR
LOAD
A
Data
Inputs
B
C
D
CLK
ENP
ENT
QA
Out
puts
QB
QC
QD
Carry
12
13
14
15
0
Count
Clear Preset
Rev.5.00 Jun. 04, 2004 page 5 of 14
1
2
Inhibit
HD74LV163A
DC Electrical Characteristics
Ta = –40 to 85°C
Item
Symbol
VCC (V)*
Min
Typ
Max
Unit
Input voltage
VIH
1.5
VCC × 0.7
VCC × 0.7
VCC × 0.7
—
—
—
—
VCC – 0.1
2.0
2.48
3.8
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.5
VCC × 0.3
VCC × 0.3
VCC × 0.3
—
—
—
—
0.1
0.4
0.44
0.55
±1
20
V
Input current
Quiescent supply
current
IIN
ICC
2.0
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
2.0
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
Min to Max
2.3
3.0
4.5
Min to Max
2.3
3.0
4.5
0 to 5.5
5.5
Output leakage
current
IOFF
0
—
—
Input capacitance
CIN
3.3
—
1.7
VIL
Output voltage
VOH
VOL
Test Conditions
µA
µA
IOL = –50 µA
IOL = –2 mA
IOL = –6 mA
IOL = –12 mA
IOL = 50 µA
IOL = 2 mA
IOL = 6 mA
IOL = 12 mA
VIN = 5.5 V or GND
VIN = VCC or GND, IO = 0
5
µA
VI or VO = 0 V to 5.5 V
—
pF
VI = VCC or GND
V
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
Rev.5.00 Jun. 04, 2004 page 6 of 14
HD74LV163A
Switching Characteristics
VCC = 2.5 ± 0.2 V
Ta = 25°C
Ta = –40 to 85°C
Test
Conditions
Item
Symbol
Min
Typ
Max
Min
Max
Unit
Maximum clock
frequency
fmax
50
30
90
60
—
—
40
25
—
—
MHz
CL = 15 pF
CL = 50 pF
Propagation
delay time
tPLH/tPHL
11.1
14.3
11.5
14.7
16.2
19.2
17.0
20.0
1.0
1.0
1.0
1.0
19.5
22.5
20.5
23.5
ns
tPLH/tPHL
Count mode
—
—
—
—
tPLH/tPHL
Load mode
—
—
13.8
17.0
20.6
23.6
1.0
1.0
24.5
27.5
tPLH/tPHL
—
—
7.5
10.0
9.5
10.3
14.0
—
—
—
15.7
18.7
—
—
—
1.0
1.0
8.5
11.5
11.0
19.0
22.0
—
—
—
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
6.0
1.5
1.5
7.0
—
—
—
—
—
—
—
—
6.0
1.5
1.5
7.0
—
—
—
—
Setup time
Hold time
Pulse width
tsu
th
tw
Rev.5.00 Jun. 04, 2004 page 7 of 14
ns
FROM
(Input)
TO
(Output)
CLK
Q
CLK
Carry
CLK
Carry
ENT
Carry
Data before CLK ↑
LOAD before CLK ↑
ENT, ENP before
CLK ↑
CLR before CLK ↑
ns
ns
CLR after CLK ↑
CLK H or L
HD74LV163A
Switching Characteristics (cont)
VCC = 3.3 ± 0.3 V
Ta = 25°C
Ta = –40 to 85°C
Item
Symbol
Min
Typ
Max
Min
Max
Unit
Maximum clock
frequency
tmax
tPLH/tPHL
tPLH/tPHL
Count mode
130
85
8.3
10.8
8.7
11.2
—
—
12.8
16.3
13.6
17.1
70
50
1.0
1.0
1.0
1.0
—
—
15.0
18.5
16.0
19.5
MHz
Propagation
delay time
80
55
—
—
—
—
tPLH/tPHL
Load mode
—
—
11.0
13.5
17.2
20.7
1.0
1.0
20.0
23.5
tPLH/tPHL
—
—
5.5
8.0
7.5
7.5
10.5
—
—
—
12.3
15.8
—
—
—
1.0
1.0
6.5
9.5
9.0
14.5
18.0
—
—
—
4.0
1.0
1.0
5.0
—
—
—
—
—
—
—
—
4.0
1.0
1.0
5.0
—
—
—
—
Setup time
Hold time
Pulse width
tsu
th
tw
ns
Test
Conditions
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
FROM
(Input)
TO
(Output)
CLK
Q
CLK
Carry
CLK
Carry
ENT
Carry
Data before CLK ↑
LOAD before CLK ↑
ns
ENT, ENP before
CLK ↑
CLR before CLK ↑
ns
CLR after CLK ↑
CLK H or L
ns
VCC = 5.0 ± 0.5 V
Ta = 25°C
Ta = –40 to 85°C
Item
Symbol
Min
Typ
Max
Min
Max
Unit
Maximum clock
frequency
tmax
tPLH/tPHL
185
125
4.9
8.7
4.9
6.4
6.2
7.7
4.9
6.4
—
—
—
—
—
8.1
10.1
8.1
10.1
10.3
12.3
8.1
10.1
—
—
—
115
85
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
4.5
6.0
6.0
—
—
9.5
11.5
9.5
11.5
12.0
14.0
9.5
11.5
—
—
—
MHz
Propagation
delay time
135
95
—
—
—
—
—
—
—
—
4.5
5.0
5.0
3.5
1.0
1.5
5.0
—
—
—
—
—
—
—
—
3.5
1.0
1.5
5.0
—
—
—
—
tPLH/tPHL
Count mode
tPLH/tPHL
Load mode
tPLH/tPHL
Setup time
tsu
Hold time
th
Pulse width
tw
Rev.5.00 Jun. 04, 2004 page 8 of 14
ns
ns
Test
Conditions
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
FROM
(Input)
TO
(Output)
CLK
Q
CLK
Carry
CLK
Carry
ENT
Carry
Data before CLK ↑
LOAD before CLK ↑
ENT, ENP before
CLK ↑
CLR before CLK ↑
ns
ns
CLR after CLK ↑
CLK H or L
HD74LV163A
Operating Characteristics
CL = 50 pF
Item
Symbol
VCC (V)
Ta = 25°C
Min
Typ
Max
Unit
Test Conditions
Power dissipation capacitance
CPD
3.3
5.0
—
—
—
—
pF
f = 10 MHz
17.3
20.6
Noise Characteristics
CL = 50 pF
Ta = 25°C
Item
Symbol
VCC (V)
Min
Typ
Max
Unit
Quiet output, maximum
dynamic VOL
VOL (P)
3.3
—
0.3
0.8
V
Quiet output, minimum
dynamic VOL
VOL (V)
3.3
—
–0.3
–0.8
V
Quiet output, minimum
dynamic VOH
VOH (V)
3.3
—
3.0
—
V
High-level dynamic input
voltage
VIH (D)
3.3
2.31
—
—
V
Low-level dynamic input
voltage
VIL (D)
3.3
—
—
0.99
V
Test Circuit
Measurement point
CL*
Note: 1. CL includes the probe and jig capacitance.
Rev.5.00 Jun. 04, 2004 page 9 of 14
Test Conditions
HD74LV163A
Waveforms
Waveform − 1
Count mode
tWH
tWL
VCC
CLK
50%
50%
GND
VOH
50%
Q, CARRY
50%
tpLH
VOL
tpHL
Waveform − 2
Preset mode
VCC
LOAD
50%
tsu
50%
th
tsu
th
GND
50%
A to D
tsu
th
VCC
CLK
50%
50%
GND
tpLH, tpHL
VOH
Q, CARRY
50%
VOL
Rev.5.00 Jun. 04, 2004 page 10 of 14
HD74LV163A
Waveform − 3
Count enable mode
VCC
ENP
ENT
50%
50%
GND
tsu
th
tsu
th
VCC
CLK
50%
50%
GND
VOH
Q
VOL
Waveform − 4
Clear mode
CLR
VCC
50%
50%
GND
tsu
th
VCC
CLK
50%
GND
VOH
Q, CARRY
VOL
Rev.5.00 Jun. 04, 2004 page 11 of 14
HD74LV163A
Waveform − 5
Cascade mode
(set to maximum count number)
VCC
ENT
50%
50%
GND
VOH
CARRY
50%
tpLH
50%
VOL
tpHL
Note: 1. Input waveform: PRR≤1 MHz, duty cycle 50%, t r ≤3 ns, t f ≤3 ns
Application
Cascade circuitry
H: COUNT
L : DISABLE
INPUTS
LD A
B
C
INPUTS
D
ENP
H: COUNT
L : DISABLE
ENT
LD A
B
C
INPUTS
D
ENP
CARRY
ENT
LD A
B
C
D
ENP
CARRY
ENT
CARRY
CK
CK
CK
CLR QA QB QC QD
CLR QA QB QC QD
CLR QA QB QC QD
OUTPUT
CLR
CLK
Rev.5.00 Jun. 04, 2004 page 12 of 14
OUTPUT
OUTPUT
to next stages
HD74LV163A
Package Dimensions
As of January, 2003
Unit: mm
10.06
10.5 Max
9
1
8
1.27
*0.40 ± 0.06
0.20
7.80 +– 0.30
1.15
0 ˚ – 8˚
0.10 ± 0.10
0.80 Max
*0.20 ± 0.05
2.20 Max
5.5
16
0.70 ± 0.20
0.15
0.12 M
Package Code
JEDEC
JEITA
Mass (reference value)
*Ni/Pd/Au plating
FP-16DAV
—
Conforms
0.24 g
As of January, 2003
Unit: mm
9.9
10.3 Max
9
1
8
0.635 Max
*0.40 ± 0.06
0.15
*0.20 ± 0.05
1.27
0.11
0.14 +– 0.04
1.75 Max
3.95
16
0.10
6.10 +– 0.30
1.08
0˚ – 8˚
0.67
0.60 +– 0.20
0.25 M
*Ni/Pd/Au plating
Rev.5.00 Jun. 04, 2004 page 13 of 14
Package Code
JEDEC
JEITA
Mass (reference value)
FP-16DNV
Conforms
Conforms
0.15 g
HD74LV163A
As of January, 2003
Unit: mm
4.40
5.00
5.30 Max
16
9
1
8
0.65
1.0
0.13 M
6.40 ± 0.20
*Ni/Pd/Au plating
Rev.5.00 Jun. 04, 2004 page 14 of 14
0.10
*0.15 ± 0.05
1.10 Max
0.65 Max
0.07 +0.03
–0.04
*0.20 ± 0.05
0˚ – 8˚
0.50 ± 0.10
Package Code
JEDEC
JEITA
Mass (reference value)
TTP-16DAV
—
—
0.05 g
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0
Similar pages