Renesas EL7515IY-T13 High frequency pwm step-up regulator Datasheet

NOT RECOMMENDED FOR NEW DESIGNS
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center
at
1-888-INTERSIL or www.intersil.com/tsc
EL7515
DATASHEET
FN7120
Rev 2.00
August 10, 2007
High Frequency PWM Step-Up Regulator
The EL7515 is a high frequency, high efficiency step-up
DC/DC regulator operated at fixed frequency PWM mode.
With an integrated 1.4A MOSFET, it can deliver up to 600mA
output current at up to 92% efficiency. The adjustable
switching frequency is up to 1.2MHz, making it ideal for DSL
applications.
When shut down, it draws <1µA of current. This feature,
along with the minimum starting voltage of 1.8V, makes it
suitable for portable equipment powered by one Lithium Ion,
3 to 4 NiMH cells, or 2 cells of alkaline battery.
The EL7515 is available in a 10 Ld MSOP package, with
maximum height of 1.1mm. With proper external
components, the whole converter takes less than 0.25in2
PCB space.
This device is specified for operation over the full -40°C to
+85°C temperature range.
Features
• Up to 92% efficiency
• Up to 600mA IOUT
• 4.5V < VOUT < 17V
• 1.8V < VIN < 13.2V
• Up to 1.2MHz adjustable frequency
• <1µA shutdown current
• Adjustable soft-start
• Low battery detection
• Internal thermal protection
• 1.1mm max height 10 Ld MSOP package
• Pb-Free available (RoHS compliant)
Applications
Pinout
• 3V to 5V and 12V converters
EL7515
(10 LD MSOP)
TOP VIEW
• 5V to 12V converters
• TFT-LCD
PGND 1
10 LX
• DSL
SGND 2
9 VDD
• Portable equipment
RT 3
8 FB
• Desktop equipment
EN 4
7 SS
Ordering Information
LBI 5
6 LBO
PART
NUMBER
PART
MARKING
PKG.
DWG. #
PACKAGE
EL7515IY
e
10 Ld MSOP
MDP0043
EL7515IY-T7*
e
10 Ld MSOP
MDP0043
EL7515IY-T13*
e
10 Ld MSOP
MDP0043
EL7515IYZ
(Note)
BAAAR
10 Ld MSOP
(Pb-free)
MDP0043
EL7515IYZ-T7*
(Note)
BAAAR
10 Ld MSOP
(Pb-free)
MDP0043
EL7515IYZ-T13*
(Note)
BAAAR
10 Ld MSOP
(Pb-free)
MDP0043
*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ
special Pb-free material sets; molding compounds/die attach
materials and 100% matte tin plate PLUS ANNEAL - e3 termination
finish, which is RoHS compliant and compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J STD-020.
FN7120 Rev 2.00
August 10, 2007
Page 1 of 9
EL7515
Typical Application
L1
VIN
(1.8V TO 9V)
D1
R4
1.4k
10µH
C1
10µF
1 PGND
2 SGND
R3
3 RT
LX 10
FB 8
C3
4 EN
SS 7
5 LBI
LBO 6
22µF
VOUT
(12V UP TO
630mA)
C4
0.1µF
VDD 9
100k
C5
R2
82k
R1
10k
C10
4.7nF
20nF
FN7120 Rev 2.00
August 10, 2007
Page 2 of 9
EL7515
Absolute Maximum Ratings (TA = +25°C)
Thermal Information
EN, LBI, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+12V
LX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+18V
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Operating Junction Temperature: . . . . . . . . . . . . . . . . . . . . . +135°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are
at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications
PARAMETER
VIN = 5V, VOUT = 12V, L = 10µH, IOUT = 0mA, RT = 100k, TA = +25°C, Unless Otherwise Specified.
DESCRIPTION
CONDITIONS
MIN
(Note 1)
TYP
MAX
(Note 1)
UNIT
VIN
Input Voltage Range
1.8
13.2
V
VOUT
Output Voltage Range
4.5
17
V
IQ1
Quiescent Current - Shut-down
VEN = 0, feedback resistors disconnected
1
µA
IQ2
Quiescent Current
VEN = 2V
1.4
2
mA
1.33
1.37
V
0.10
µA
VFB
Feedback Voltage
IB
Feedback Input Bias Current
1.29
DMAX
Maximum Duty Cycle
84
90
%
ILIM
Current Limit - Max Peak Input
Current
1
1.4
A
ISHDN
Shut-down Input Bias Current
VLBI
LBI Threshold Voltage
VOL-LBO
LBO Output Low
ILEAK-LBO
LBO Output Leakage Current
rDS(ON)
Switch On Resistance
at 12V output
220
ILEAK-SWITCH
Switch Leakage Current
1
µA
220
250
mV
ILBO = 1mA
0.1
0.2
V
VLBI = 250mV, VLBO = 5V
0.02
2
µA
180
m
1
VOUT/VIN/VOUT Line Regulation
3V < VIN < 6V, VOUT = 12V, no load
VOUT/VOUT
Load Regulation
IOUT = 50mA to 150mA
fOSC-MAX
Maximum Switching Frequency
RT = 49.9k
fOSC1
Switching Frequency
600
VHI_EN
EN Input High Threshold
1.6
VLO_EN
EN Input Low Threshold
µA
0.4
%/V
1
%
1200
kHz
670
750
kHz
V
0.5
V
Pin Descriptions
PIN NUMBER
PIN NAME
PIN FUNCTION
1
PGND
Power ground; connected to the source of internal N-Channel power MOSFET
2
SGND
Signal ground; ground reference for all the control circuitry; needs to have only a single connection to PGND
3
RT
Timing resistor to adjust the oscillation frequency of the converter
4
EN
Chip enable; connects to logic HI (>1.6V) for chip to function
5
LBI
Low battery input; connects to a sensing voltage, or left open if function is not used
6
LBO
Low battery detection output; connected to the open drain of a MOSFET; able to sink 1mA current
7
SS
Soft-start; connects to a capacitor to control the start-up of the converter
8
FB
Voltage feedback input; needs to connect to resistor divider to decide VO
9
VDD
10
LX
FN7120 Rev 2.00
August 10, 2007
Control circuit positive supply
Inductor drive pin; connected to the drain of internal N-Channel power MOSFET
Page 3 of 9
EL7515
Block Diagram
VOUT
10µA
82k
10k
VIN
1.4k
4.7nF
22µF
0.1µF
FB
10µF
VDD
LX
THERMAL
SHUT-DOWN
MAX_DUTY
RT
REFERENCE
GENERATOR
100k
VREF
VRAMP
PWM
LOGIC
PWM
COMPARATOR
0.2
EN
LBO
12µA
LBI
+
+
START-UP
OSCILLATOR
ILOUT
80m
7.2k
220mV
SGND
SS
PGND
20nF
FN7120 Rev 2.00
August 10, 2007
Page 4 of 9
EL7515
Typical Performance Curves
92
VIN = 3.3V, VO = 12V
92
90
88
EFFICIENCY (%)
EFFICIENCY (%)
90
86
84
82
80
88
86
84
82
78
76
VIN = 3.3V, VO = 5V
0
50
100
150
200
250
300
80
350
0
100
200
2.2
2.1
90
2
88
1.9
IDD (mA)
EFFICIENCY (%)
VIN = 5V, VO = 12V
92
86
84
80
1.5
100
200
300
400
500
1.4
650
600
750
850
1400
RT = 51.1k
1250
VDD = 10V
1000
RT = 71.5k
FS (kHz)
FS (kHz)
1150
1200
800
RT = 100k
800
600
400
400
RT = 200k
200
0
1050
FIGURE 4. IDD vs FS
1400
600
950
FS (kHz)
FIGURE 3. EFFICIENCY vs IOUT
1000
700
VDD = 10V, VO = 12V TO 17V
IOUT (mA)
1200
600
1.7
1.6
0
500
1.8
82
78
400
FIGURE 2. EFFICIENCY vs IOUT
FIGURE 1. EFFICIENCY vs IOUT
94
300
IOUT (mA)
IOUT (mA)
5
7
6
8
9
10
VDD (V)
FIGURE 5. FS vs VDD
FN7120 Rev 2.00
August 10, 2007
11
200
12
0
50
100
150
200
RT (k)
FIGURE 6. FS vs RT
Page 5 of 9
EL7515
Typical Performance Curves
(Continued)
VIN = 5V, VO = 12V, IO = 300mA
VIN = 5V, VO = 12V, IO = 30mA
VIN
50mV/DIV
VIN
50mV/DIV
VLX
10V/DIV
VO
10V/DIV
VLX
20mV/DIV
VO
20mV/DIV
IL
IL
0.5A/DIV
0.5A/DIV
0.5µs/DIV
0.5µs/DIV
FIGURE 7. STEADY STATE OPERATION (INDUCTOR
DISCONTINUOUS CONDUCTION)
FIGURE 8. STEADY STATE OPERATION (INDUCTOR
CONTINUOUS CONDUCTION)
VIN = 5V, VO = 12V, IO = 300mA
VIN = 5V, VO = 12V, IO = 50mA TO 300mA
2V/DIV
5V/DIV
100mA/DIV
IO
VIN
VO
0.5A/DIV
VO
0.5V/DIV
IL
0.5ms/DIV
FIGURE 9. POWER-UP
0.2ms/DIV
FIGURE 10. LOAD TRANSIENT RESPONSE
Applications Information
The EL7515 is a step-up regulator, operated at fixed
frequency pulse-width-modulation (PWM) control. The input
voltage is 1.8V to 13.2V and output voltage is 4.5V to 17V.
The switching frequency (up to 1.2MHz) is decided by the
resistor connected to RT pin.
Start-Up
After VDD reaches a threshold of about 1.7V, the start-up
oscillator generates fixed duty-ratio of 0.5 to 0.7 at a
frequency of several hundred kilohertz. This will boost the
output voltage.
When VDD reaches about 3.7V, the PWM comparator takes
over the control. The duty ratio will be decided by the
multiple-input direct summing comparator, Max_Duty signal
(about 90% duty-ratio), and the Current Limit Comparator,
whichever is the smallest.
The soft-start is provided by the current limit comparator. As
the internal 12µA current source charges the external CSS,
the peak MOSFET current is limited by the voltage on the
FN7120 Rev 2.00
August 10, 2007
capacitor. This in turn controls the rising rate of the output
voltage.
The regulator goes through the start-up sequence as well
after the EN signal is pulled to HI.
Steady-State Operation
When the output reaches the preset voltage, the regulator
operates at steady state. Depending on the input/output
conditions and component values, the inductor operates at
either continuous-conduction mode or
discontinuous-conduction mode.
In the continuous-conduction mode, the inductor current is a
triangular waveform and LX voltage a pulse waveform. In the
discontinuous-conduction mode, the inductor current is
completely dried out before the MOSFET is turned on again.
The input voltage source, the inductor, and the MOSFET and
output diode parasitic capacitors form a resonant circuit.
Oscillation will occur in this period. This oscillation is normal
and will not affect the regulation.
Page 6 of 9
EL7515
At very low load, the MOSFET will skip pulses sometimes.
This is normal.
The inductor has peak and average current decided by
Equations 4 and 5:
Current Limit
I L
I LPK = I LAVG + -------2
(EQ. 4)
IO
I LAVG = ------------1–D
(EQ. 5)
The MOSFET current limit is nominally 1.4A and guaranteed
1A. This restricts the maximum output current IOMAX based
on Equation 1:
V IN
I L
I OMAX =  1 – --------  --------
2  VO
(EQ. 1)
where:
• IL is the inductor peak-to-peak current ripple and is
decided by Equation 2:
V IN D
I L = ---------  ----L
fS
(EQ. 2)
• D is the MOSFET turn-on ratio and is decided by
Equation 3:
V O – V IN
D = -----------------------VO
The output diode has an average current of IO, and peak
current the same as the inductor's peak current. A Schottky
diode is recommended and it should be able to handle those
currents.
The output voltage ripple can be calculated as Equation 6:
(EQ. 3)
• fS is the switching frequency
IO  D
V O = ---------------------- + I LPK  ESR
FS  CO
(EQ. 6)
Where:
The following table gives typical values:
TABLE 1. MAX CONTINUOUS OUTPUT CURRENTS
VIN
(V)
VO
(V)
L
(ΜH)
FS
(kHz)
IOMAX
(mA)
2
5
10
1000
360
2
9
10
1000
190
2
12
10
1000
140
3.3
5
10
1000
600
3.3
9
10
1000
310
3.3
12
10
1000
230
5
9
10
1000
470
5
12
10
1000
340
9
12
10
1000
630
12
15
10
100
670
Component Considerations
It is recommended that CIN is larger than 10µF.
Theoretically, the input capacitor has a ripple current of IL.
Due to high-frequency noise in the circuit, the input current
ripple may exceed the theoretical value. A larger capacitor
will reduce the ripple further.
FN7120 Rev 2.00
August 10, 2007
The inductor should be chosen to be able to handle this
current. Furthermore, due to the fixed internal
compensation, it is recommended that maximum inductance
of 10µH and 15µH to be used in the 5V and 12V or higher
output voltage, respectively.
• CO is the output capacitance.
• The ESR is the output capacitor ESR value.
Low ESR capacitors should be used to minimize the output
voltage ripple. Multilayer ceramic capacitors (X5R and X7R)
are preferred for the output capacitors since they have a low
ESR and small packages. Tantalum capacitors also can be
used, but they take more board space and have higher ESR.
A minimum of 22µF output capacitor is sufficient for high
output current application. For lower output current, the
output capacitor can be smaller, like 4.7µF. The capacitor
should always have enough voltage rating. In addition to the
voltage rating, the output capacitor should also be able to
handle the RMS current which is given by Equation 7:
I CORMS =
2


I L
1
 1 – D    D + --------------------  ------   I LAVG

2 12 
I LAVG


(EQ. 7)
Output Voltage
An external resistor divider is required to divide the output
voltage down to the nominal reference voltage. The current
drawn by the resistor network should be limited to maintain
the overall converter efficiency. The maximum value of the
resistor network is limited by the feedback input bias current
and the potential for noise being coupled into the feedback
pin. A resistor network less than 300k is recommended.
Page 7 of 9
EL7515
The boost converter output voltage is determined by the
relationship in Equation 8:
R 2

V OUT = V FB   1 + -------
R 1

(EQ. 8)
where VFB slightly changes with VDD. The curve is shown in
this data sheet.
RC Filter
The maximum voltage rating for the VDD pin is 12V and is
recommended to be about 10V for maximum efficiency to
drive the internal MOSFET. The series resistor R4 in the RC
filter connected to VDD can be utilized to reduce the voltage.
If VO is larger than 10V, then Equation 9 shows:
V O – 10
R 4 = --------------------I DD
(EQ. 9)
where IDD is shown in IDD vs fS curve. Otherwise, R4 can be
10 to 51 with C4 = 0.1µF.
Thermal Performance
Layout Considerations
The layout is very important for the converter to function
properly. Power Ground ( ) and Signal Ground ( ) should
be separated to ensure that the high pulse current in the
Power Ground never interferes with the sensitive signals
connected to Signal Ground. They should only be connected
at one point.
The trace connected to pin 8 (FB) is the most sensitive trace.
It needs to be as short as possible and in a “quiet” place,
preferably between PGND or SGND traces.
In addition, the bypass capacitor connected to the VDD pin
needs to be as close to the pin as possible.
The heat of the chip is mainly dissipated through the SGND
pin. Maximizing the copper area around it is preferable. In
addition, a solid ground plane is always helpful for the EMI
performance.
The demo board is a good example of layout based on these
principles. Please refer to the EL7515 Application Brief for
the layout. http://www.intersil.com/data/tb/tb429.pdf
The EL7515 uses a fused-lead package, which has a
reduced JA of +100°C/W on a four-layer board and
+115°C/W on a two-layer board. Maximizing copper around
the ground pins will improve the thermal performance.
This chip also has internal thermal shut-down set at around
+135°C to protect the component.
FN7120 Rev 2.00
August 10, 2007
Page 8 of 9
EL7515
Mini SO Package Family (MSOP)
0.25 M C A B
D
MINI SO PACKAGE FAMILY
(N/2)+1
N
E
MDP0043
A
E1
MILLIMETERS
PIN #1
I.D.
1
B
(N/2)
e
H
C
SEATING
PLANE
0.10 C
N LEADS
0.08 M C A B
b
SYMBOL
MSOP8
MSOP10
TOLERANCE
NOTES
A
1.10
1.10
Max.
-
A1
0.10
0.10
±0.05
-
A2
0.86
0.86
±0.09
-
b
0.33
0.23
+0.07/-0.08
-
c
0.18
0.18
±0.05
-
D
3.00
3.00
±0.10
1, 3
E
4.90
4.90
±0.15
-
E1
3.00
3.00
±0.10
2, 3
e
0.65
0.50
Basic
-
L
0.55
0.55
±0.15
-
L1
0.95
0.95
Basic
-
N
8
10
Reference
Rev. D 2/07
NOTES:
1. Plastic or metal protrusions of 0.15mm maximum per side are not
included.
L1
2. Plastic interlead protrusions of 0.25mm maximum per side are
not included.
A
3. Dimensions “D” and “E1” are measured at Datum Plane “H”.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
c
SEE DETAIL "X"
A2
GAUGE
PLANE
A1
L
0.25
3° ±3°
DETAIL X
© Copyright Intersil Americas LLC 2003-2007. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN7120 Rev 2.00
August 10, 2007
Page 9 of 9
Similar pages