LINER LTC2914 36v nano-current two input voltage monitor Datasheet

LTC2960
36V Nano-Current
Two Input Voltage Monitor
FEATURES
DESCRIPTION
n
The LTC®2960 is a nano-current, high voltage two input
voltage monitor, ideally suited for multicell battery applications. External resistive dividers configure custom
comparator thresholds. The supervisory circuit monitors
the ADJ input and pulls the RST output low when the input
drops below threshold. A reset timeout period delays the
return of the RST output to a high state when the input
rises above the threshold. The spare comparator allows
voltage conditions to be detected with either a non-inverting
input, IN+(LTC2960-1/LTC2960-3) or an inverting input,
IN– (LTC2960-2/LTC2960-4). A manual reset (MR) input
is provided for external activation of the reset output.
n
n
n
n
n
n
n
850nA Quiescent Current
Operating Range: 2.5V < VCC < 36V
1.5% (Max) Accuracy Over Temperature
Adjustable Reset Threshold
Wide Temperature Range (–40°C to 125°C)
Adjustable IN+/IN– Threshold
Manual Reset Input
Compact 2mm × 2mm 8-lead DFN and
TSOT-23 (ThinSOT™) Packages
APPLICATIONS
n
n
n
n
Portable Equipment
Battery Powered Equipment
Security Systems
Automotive Systems
LTC2960 Option Table
Option
LTC2960-1
LTC2960-2
LTC2960-3
LTC2960-4
Inputs
ADJ/IN+
ADJ/IN–
ADJ/IN+
ADJ/IN–
Reset Timeout Period
15ms/200ms
15ms/200ms
200ms
200ms
Output Type
36V Open-Drain
36V Open-Drain
Active Pull-up
Active Pull-up
Other options provided on the LTC2960-1/LTC2960-2 include a reset timeout period select pin, RT, to select between
15ms or 200ms reset timeout periods. The LTC2960-3/
LTC2960-4 have a fixed 200ms reset timeout period. The
RST and OUT outputs are available with active pull-up circuits to an output logic supply pin (LTC2960-3/LTC2960-4)
or 36V open-drain outputs (LTC2960-1/LTC2960-2).
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property
of their respective owners.
TYPICAL APPLICATION
Battery and Regulator Monitor
Supply Current vs Supply Voltage
1200
6V < VIN < 8.4V
+
R2
6.04M
C1
0.1μF
50V
Li-Ion
4.2V
+
GND
R4
1.3M
C2
1μF
LTC2960-3
VCC
DVCC
R1
402k
IN+
RST
RESET
MR
OUT
ADJ
LOW BATTERY
GND
MR=5V, 27C
900
ICC (nA)
Li-Ion
4.2V
LTC3632
DC/DC
VOUT
1.8V
600
300
R3
402k
2960 TA01
0
0
POWER-FAIL FALLING THRESHOLD = 6.410V
RESET FALLING THRESHOLD = 1.693V
8
16
24
VCC (V)
32
40
2960 TA01a
2960f
1
LTC2960
ABSOLUTE MAXIMUM RATINGS
(Notes 1 & 2)
Input Voltages
VCC , RT, MR .......................................... –0.3V to 40V
DVCC ........................................................ –0.3V to 6V
ADJ, IN+, IN–......................................... –0.3V to 3.5V
Output Voltages (LTC2960-1/LTC2960-2)
RST, OUT ............................................... –0.3V to 40V
Output Voltages (LTC2960-3/LTC2960-4)
RST, OUT (DVCC ≥ 1.6V) ......... –0.3V to (DVCC + 0.3V)
RST, OUT (DVCC = GND) ....................... –0.3V to 6.3V
Average Currents
RST, OUT ...........................................................±5mA
Operating Ambient Temperature Range
LTC2960C ................................................ 0°C to 70°C
LTC2960I .............................................–40°C to 85°C
LTC2960H .......................................... –40°C to 125°C
Storage Temperature Range .................. –65°C to 150°C
Lead Temperature (Soldering, 10 sec)
TSOT-23 Package ............................................. 300°C
PIN CONFIGURATION
TOP VIEW
8 IN+/IN–
VCC 1
RT/DVCC 2
RST 3
9
OUT 4
TOP VIEW
IN+/IN–
ADJ
MR
GND
7 ADJ
6 MR
5 GND
DC8 PACKAGE
8-LEAD (2mm × 2mm) PLASTIC DFN
1
2
3
4
8
7
6
5
VCC
RT/DVCC
RST
OUT
TS8 PACKAGE
8-LEAD PLASTIC TSOT-23
TJMAX = 150°C, θJA = 195°C/W
TJMAX = 150°C, θJA = 80.6°C/W
EXPOSED PAD (PIN 9) PCB GND
CONNECTION OPTIONAL
ORDER INFORMATION
Lead Free Finish
TAPE AND REEL (MINI)
TAPE AND REEL
PART MARKING
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC2960CDC-1#TRMPBF
LTC2960CDC-1#TRPBF
LFZZ
8-Lead (2mm × 2mm) Plastic DFN
0°C to 70°C
LTC2960IDC-1#TRMPBF
LTC2960IDC-1#TRPBF
LFZZ
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 85°C
LTC2960HDC-1#TRMPBF
LTC2960HDC-1#TRPBF
LFZZ
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 125°C
LTC2960CDC-2#TRMPBF
LTC2960CDC-2#TRPBF
LGBC
8-Lead (2mm × 2mm) Plastic DFN
0°C to 70°C
LTC2960IDC-2#TRMPBF
LTC2960IDC-2#TRPBF
LGBC
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 85°C
LTC2960HDC-2#TRMPBF
LTC2960HDC-2#TRPBF
LGBC
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 125°C
LTC2960CDC-3#TRMPBF
LTC2960CDC-3#TRPBF
LFSF
8-Lead (2mm × 2mm) Plastic DFN
0°C to 70°C
LTC2960IDC-3#TRMPBF
LTC2960IDC-3#TRPBF
LFSF
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 85°C
LTC2960HDC-3#TRMPBF
LTC2960HDC-3#TRPBF
LFSF
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 125°C
LTC2960CDC-4#TRMPBF
LTC2960CDC-4#TRPBF
LGBF
8-Lead (2mm × 2mm) Plastic DFN
0°C to 70°C
LTC2960IDC-4#TRMPBF
LTC2960IDC-4#TRPBF
LGBF
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 85°C
LTC2960HDC-4#TRMPBF
LTC2960HDC-4#TRPBF
LGBF
8-Lead (2mm × 2mm) Plastic DFN
–40°C to 125°C
2960f
2
LTC2960
ORDER INFORMATION
Lead Free Finish
TAPE AND REEL (MINI)
TAPE AND REEL
PART MARKING
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC2960CTS8-1#TRMPBF
LTC2960CTS8-1#TRPBF
LTFZY
8-Lead Plastic TSOT-23
0°C to 70°C
LTC2960ITS8-1#TRMPBF
LTC2960ITS8-1#TRPBF
LTFZY
8-Lead Plastic TSOT-23
–40°C to 85°C
LTC2960HTS8-1#TRMPBF LTC2960HTS8-1#TRPBF
LTFZY
8-Lead Plastic TSOT-23
–40°C to 125°C
LTC2960CTS8-2#TRMPBF
LTC2960CTS8-2#TRPBF
LTGBB
8-Lead Plastic TSOT-23
0°C to 70°C
LTC2960ITS8-2#TRMPBF
LTC2960ITS8-2#TRPBF
LTGBB
8-Lead Plastic TSOT-23
–40°C to 85°C
LTC2960HTS8-2#TRMPBF LTC2960HTS8-2#TRPBF
LTGBB
8-Lead Plastic TSOT-23
–40°C to 125°C
LTC2960CTS8-3#TRMPBF
LTC2960CTS8-3#TRPBF
LTFSD
8-Lead Plastic TSOT-23
0°C to 70°C
LTC2960ITS8-3#TRMPBF
LTC2960ITS8-3#TRPBF
LTFSD
8-Lead Plastic TSOT-23
–40°C to 85°C
LTC2960HTS8-3#TRMPBF LTC2960HTS8-3#TRPBF
LTFSD
8-Lead Plastic TSOT-23
–40°C to 125°C
LTC2960CTS8-4#TRMPBF
LTC2960CTS8-4#TRPBF
LTGBD
8-Lead Plastic TSOT-23
0°C to 70°C
LTC2960ITS8-4#TRMPBF
LTC2960ITS8-4#TRPBF
LTGBD
8-Lead Plastic TSOT-23
–40°C to 85°C
LTGBD
8-Lead Plastic TSOT-23
–40°C to 125°C
LTC2960HTS8-4#TRMPBF LTC2960HTS8-4#TRPBF
Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
ELECTRICAL CHARACTERISTICS
The l denotes specifications that apply over the full operating temperature
range, otherwise specifications are at TA = 25°C, VCC = 7V, DVCC = 3.3V unless otherwise noted (Note 2).
SYMBOL PARAMETER
CONDITIONS
MIN
VCC Input Supply Operating Range
l
2.5
VCC Undervoltage Lockout
VCC Undervoltage Lockout Hysteresis
VCC Rising
l
1.85
ICC
VCC Input Supply Current
MR = 5V, VCC = 36V, –40°C ≤ TA ≤ 85°C
MR = 5V, VCC = 36V, –40°C ≤ TA ≤ 125°C
DVCC
DVCC Input Supply Operating Range
IDVCC
DVCC Input Current
VCC
VUVLO
TYP
MAX
36
V
2.3
V
mV
1250
2000
nA
nA
100
l
l
400
400
l
1.6
RST = OUT = LOW DVCC = 5.5V
l
Monitored Voltage Falling
Monitored Voltage Rising
l
l
850
850
UNITS
5.5
V
±50
nA
406
406
mV
mV
THRESHOLD ADJUSTMENT INPUTS: ADJ, IN+/IN–
VTH
ADJ/IN+ Input Threshold
IN– Input Threshold
VTHM
ADJ to IN+/IN– Threshold Matching
±2
±6
mV
VRHYS
ADJ Threshold Hysteresis
Monitored Voltage Rising
l
8
10
15
mV
V+HYS
IN+ Threshold Hysteresis
Monitored Voltage Rising
l
18
20
25
mV
V–
IN– Threshold Hysteresis
Monitored Voltage Falling
l
18
20
25
mV
tUV
Under Voltage Detect to RST, OUT Falling
V = VTH –40mV
l
80
170
500
μs
ITH(LKG)
Input Leakage Current
V = 420mV, –40°C≤ TA≤ 85°C
V = 420mV, –40°C ≤TA≤ 125°C
l
l
±0.1
±0.1
±1
±10
nA
nA
HYS
394
394
l
400
400
2960f
3
LTC2960
ELECTRICAL CHARACTERISTICS
The l denotes specifications that apply over the full operating temperature
range, otherwise specifications are at TA = 25°C, VCC = 7V, DVCC = 3.3V unless otherwise noted (Note 2).
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
CONTROL INPUTS: MR, RT
VRT
Control Input Threshold RT
l
0.4
1.4
VMR
Control Input Threshold MR
l
0.4
1.4
tPW
MR Minimum Detectable Pulse Width
l
20
tPD
Propagation Delay to RST Falling
Manual Reset Falling
l
1
VMR
Manual Reset Open Voltage
MR Open, MR Load = 100nA
l
2.6
IMR
Manual Reset Low Current
MR = 400mV, VCC ≥ 2.5V
l
–0.35
RT = 15V
MR = 15V
l
l
Input Leakage Current
ILK
V
V
μs
7
–1
20
μs
4
V
–3
μA
±100
±100
nA
nA
100
400
mV
mV
STATUS OUTPUTS: RST, OUT
VOL
Voltage Output Low
VCC = 1.2V, I = 10μA (LTC2960-1/LTC2960-3)
VCC = 3V, I = 500μA
l
l
VOH
Voltage Output High
I = –100μA (LTC2960-3/LTC2960-4)
l
IOH
Leakage Current, Output High
V = 5.5V
V = 15V (LTC2960-1/LTC2960-2)
V = 5.5V, DVCC = GND
l
l
l
ISC
Output Short-Circuit Current
RST = GND DVCC = 6V (LTC2960-3/ LTC2960-4)
OUT = GND DVCC = 6V (LTC2960-3/ LTC2960-4)
l
l
0.8
0.8
tRST
Reset Timeout Period
LTC2960-3/LTC2960-4
RT Input High
RT Input Low
l
l
l
140
140
10
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
25
100
0.7•DVCC
V
200
200
15
±50
±100
±50
nA
nA
nA
3
3
mA
mA
280
280
25
ms
ms
ms
Note 2. All currents into pins are positive; all voltages are referenced to
GND unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS
MR Current vs MR Voltage
Supply Current vs Supply Voltage
1500
Supply Current vs MR Voltage
1.2
2.5
VCC = 7V
125°C
1.0
MR CURRENT (μA)
ICC (nA)
90°C
900
27°C
600
–45°C
300
0.8
0.6
0.4
0
8
16
24
VCC(V)
32
40
2960 G01
1.5
1.0
VCC = 2.5V
0.5
0.2
0
VCC = 7V
2.0
VCC = 2.5V
MR CURRENT (μA)
1200
0
0
1
2
3
MR VOLTAGE (V)
4
5
2960 G02
0
0
1
2
3
MR VOLTAGE (V)
4
5
2960 G03
2960f
4
LTC2960
TYPICAL PERFORMANCE CHARACTERISTICS
MR Rising Threshold/Open
Voltage vs VCC
Normalized Reset Timeout Period
vs Temperature
1.9
1.4
MR INPUT THRESHOLD 27°C
0.9
3.0
3.5
4.0
VCC (V)
4.5
1.1
1.0
0.9
3.0
2.0
1.0
0.8
0.7
–50
5.0
ADJ/IN+/IN–
VCC = 7V
1.2
–25
0
25
50
75
TEMPERATURE (°C)
100
2960 G04
0.0
0.1
125
1
10
COMPARATOR OVERDRIVE (%)
2960 G05
ADJ, IN+, IN– Threshold
vs Temperature
100
2960 G06
Voltage Output HIGH vs
Pull-Down Current (RST/OUT)
430
3.5
V+
HYS
3.0
VRHYS
2.5
VTH
2.0
420
VOH (V)
410
VTH (mV)
400
390
380
125°C
90°C
27°C
–45°C
1.5
1.0
V–HYS
0.5
370
–50
VCC =7V
DVCC =3.3V
0
–25
0
25
50
75
TEMPERATURE (°C)
100
0
125
–0.2
–0.4
–0.6
PULL-DOWN CURRENT(mA)
–0.8
2960 G07
2960 G08
Voltage Output HIGH vs
Pull-Down Current (RST/OUT)
Voltage Output LOW vs
Pull-Up Current (RST/OUT)
2.0
2.0
125°C
90°C
27°C
–45°C
1.6
125°C
90°C
27°C
–45°C
1.6
1.2
VOH (V)
0.4
2.5
4.0
VCC = 7V
GLITCH DURATION (ms)
MR OPEN VOLTAGE 27°C
NORMALIZED RESET TIME PERIOD
2.4
VOL (V)
RISING THRESHOLD/OPEN VOLTAGE (V)
1.3
Comparator Overvoltage/
Undervoltage Glitch Immunity
0.8
1.2
0.8
0.4
0.4
VCC =7V
DVCC =3.3V
0
0
1
2
3
4
PULL-UP CURRENT (mA)
VCC =7V
DVCC =1.6V
0
5
2960 G09
0
–20
–40
–60
PULL-DOWN CURRENT(μA)
–80
2960 G08
2960f
5
LTC2960
PIN FUNCTIONS
ADJ: Reset Threshold Adjustment Input. Tie to resistive
divider to configure desired reset threshold.
DVCC: (LTC2960-3/LTC2960-4) Logic Supply Input. Used
for setting the logic swing of the RST and OUT outputs.
Useful for interfacing with logic voltages different from
VCC. Bypass DVCC with 0.1μF to GND. Grounding DVCC
allows OUT and RST to act as open drain outputs.
Exposed Pad (DFN Only): Exposed pad may be left floating
or connected to device ground.
GND: Device ground.
IN–: (LTC2960-2/LTC2960-4) IN– Threshold Adjustment
Input. Tie to resistive divider to configure required threshold. Tie to GND if unused.
IN+: (LTC2960-1/LTC2960-3) IN+ Threshold Adjustment
Input. Tie to resistive divider to configure required threshold. Tie to GND if unused.
MR: Manual Reset Input. Attach a push-button switch or
logic signal between this input and ground. A logic low
on this input pulls RST low. When the MR input returns to
logic high, RST returns high after a reset timeout period
has expired. Leave open if unused.
OUT: (LTC2960-1/LTC2960-3) Pulls low when monitored
voltage falls below the IN+ threshold. Released when
the IN+ voltage rises above its threshold by 5%. For the
LTC2960-3, OUT is driven by DVCC when logic high. OUT
is open drain if DVCC is grounded. Leave open if unused.
(LTC2960-2/LTC2960-4) OUT pulls low when the monitored
voltage rises above the IN– threshold. Released when
monitored voltage falls below IN– threshold by 5%. For the
LTC2960-4, OUT is driven to DVCC for a logic high. OUT
is open drain if DVCC is grounded. Leave open if unused.
RST: Reset Output. Pulls low when monitored voltage falls
below the reset (ADJ) threshold. RST is released after
monitored voltage exceeds the reset threshold plus 2.5%
hysteresis and after reset timeout period has expired. For
the LTC2960-3/LTC2960-4, RST is driven to DVCC for a
logic high. RST is open drain if DVCC is grounded. Leave
open if unused.
RT: (LTC2960-1/LTC2960-2) Reset Timeout Period Selection Input. Tie to GND for 15ms delay. Tie to VCC for
200ms delay.
VCC: Power Supply Input. When VCC falls below the falling
UVLO threshold, the outputs are pulled low. If VCC falls
below 1.2V the logic state of the outputs cannot be guaranteed. Bypass VCC with 0.1μF to GND. Use appropriate
voltage rating for bypass capacitor.
2960f
6
LTC2960
BLOCK DIAGRAM
VCC
400mV
REFERENCE
REGULATOR
RT
LTC2960-1/LTC2960-2
DVCC
LTC2960-3/LTC2960-4
0.4V
1μA
MR
RST
ADJ
–
RESET
DELAY
+
0.4V
LTC2960-2/LTC2960-4
OUT
+
IN+ (LTC2960-1/LTC2960-3)
IN– (LTC2960-2/LTC2960-4)
–
LTC2960-1/LTC2960-3
GND
2960 BD
TIMING DIAGRAM
IN+/OUT TIMING
VTH + V+HYS
VTH
VIN+
OUT
IN–/OUT TIMING
VTH
VTH + V –HYS
VIN–
OUT
ADJ/RST TIMING
VTH + VRHYS
VTH
VADJ
tRST
tRST
RST
MR
2960 TD
tPD
2960f
7
LTC2960
APPLICATIONS INFORMATION
VOLTAGE MONITORING
THRESHOLD CONFIGURATION
The LTC2960 is a voltage supervisor with a wide operating
voltage range up to 36V with only 850nA quiescent current.
The supervisor has two outputs, RST and OUT that provide voltage monitoring capabilities for system power-up,
power-down and brown-out conditions. Built-in hysteresis
and a reset timeout period ensure that fluctuations due to
load transients or supply noise do not cause chattering
of the status outputs. The LTC2960 can provide reset and
voltage status signals to a microprocessor based system
or can alternatively be used as an Under Voltage Lock Out
(UVLO) for DC/DC switchers or LDOs for control over a
battery operated system.
The LTC2960 monitors voltage applied to its inputs IN+/IN–
and ADJ. A resistive divider connected between a monitored
voltage and ground is used to bias the inputs. Figure 1
demonstrates how the inputs can be made dependent upon
a single voltage (V1). Only three resistors are required.
To calculate their values, specify desired falling reset (VR)
and IN+ (VIN+) thresholds with VIN+ > VR. For example:
If the monitored voltage drops below the reset threshold,
RST pulls low until the ADJ input rises above 0.4V plus
2.5% hysteresis. An internal reset timer delays the return
of the RST output to a high state to provide monitored
voltage settling and initialization time. The RST output is
typically connected to a processor reset input.
If the monitored supply voltage falls to the IN+ (LTC2960-1/
LTC2960-3) threshold, the spare comparator pulls OUT low.
OUT remains low until the IN+ input rises above 0.4V plus
5% hysteresis. OUT is typically used to signal preparation
for controlled shutdown. For example, the OUT output
may be connected to a processor nonmaskable interrupt
(NMI). Upon interrupt, the processor begins shutdown
procedures such as supply sequencing and/or storage/
erasure of system state in nonvolatile memory.
If the monitored supply voltage rises to the IN– threshold
(LTC2960-2/LTC2960-4), the spare comparator pulls OUT
low. OUT remains low until the IN– falls below 0.4V minus
5% hysteresis. The LTC2960-2/LTC2960-4 operates as an
undervoltage and overvoltage monitor.
Few, if any, external components are necessary for reliable
operation. However, a decoupling capacitor between VCC
and ground is recommended (0.01μF minimum). Use a
capacitor with a compatible voltage rating.
VIN+ = 6.4V, VR = 6V
V1
LTC2960-1/
LTC2960-3
R3
ADJ
RST
IN+
OUT
R2
2960 F01
R1
Figure 1. Configuration for Single Voltage Monitoring
The solution for R1, R2 and R3 provides three equations
and three unknowns. Maximum resistor size is governed
by maximum input leakage current. For the LTC2960,
the maximum input leakage current below 85°C is 1nA.
For a maximum error of 1% due to both input currents,
the resistor divider current should be at least 100 times
the sum of the leakage currents, or 0.2μA. At the reset
threshold, V1 = 6V, RSUM = 8MΩ where:
RSUM = R1 + R2 + R3
Both the falling reset and IN+ thresholds are 0.4V, so:
V •R
0.4V • 8MΩ
R1= TH SUM =
= 500k
VIN +
6.4V
The closest 1% value is 499k. R2 can be determined
from:
V •R
0.4V • 8MΩ
R2 = TH SUM – R1=
– 499k
VR
6V
R2 = 34.33k
2960f
8
LTC2960
APPLICATIONS INFORMATION
The closest 1% resistor value is 34k. R3 is easily obtained
from:
R3 = RSUM – R1 – R2 = 8M – 499k – 34k
R3 = 7.467MΩ
The closest 1% resistor value is 7.5MΩ. Plugging the
standard values back into the equations yields the design
values for the falling reset and IN+ voltages:
to a user defined voltage up to 36V with a resistor. The
open-drain pull-up voltage may be greater than VCC. Select
a resistor compatible with desired output rise time and
load current specifications. Figure 3 demonstrates typical
LTC2960-1 OUT output behavior. When the status outputs
are low, power is dissipated in the pull-up resistors.
7.5
6
Figure 2 demonstrates how the inputs can be biased
to monitor two voltages (V1, V2). In this example, four
resistors are required. Calculate each divider ratio for the
desired falling threshold (VFT) using:
V
RnB VFT
=
– 1= FT – 1
0.4V
RnA VTH
In Figure 2, OUT is tied back to the MR input, making the
state of the RST output dependent upon both V1 and V2. If
V1 and V2 are both above the configured falling threshold
plus hysteresis, RST is allowed to pull high. If independent
operation of the status outputs is desired, simply omit the
OUT and MR connection.
V1
V2
R2B
LTC2960-1/
LTC2960-3
R1B
RST
ADJ
IN+
MR
OUT
2960 F02
R2A
R1A
Figure 2. Dual Voltage Monitoring
SELECTING OUTPUT LOGIC STYLE
The LTC2960 status outputs are available in two options:
open-drain (LTC2960-1/LTC2960-2) or active pull-up with
the DVCC pin replacing the RT pin (LTC2960-3/LTC2960-4).
The open-drain option allows the outputs to be pulled up
OUT (V)
VIN+ = 6.4V, VRST = 6.028V
4.5
3
1.5
0
0
1.5
3
4.5
VCC (V)
6
7.5
2960 F03
Figure 3. OUT vs VCC (LTC2960-1) Externally Configured for 6V
Threshold with RST Tied to VCC Through Pull-up Resistor
The outputs of both the LTC2960-3 and LTC2960-4 can be
configured as either low voltage active pull-up or opendrain. This is done by tying the DVCC pin to either a supply
or GND. Using the active pull-up configuration, DVCC tied
to a supply, lowers power dissipation by eliminating the
static current drawn by pull-up resistors when the outputs
are low and improves output rise time. In Figure 4(a), an
LTC2960-3 has active pull-up outputs configured by tying
DVCC to a 1.6V to 5.5V supply. In Figure 4(b), the LTC2960-3
has open-drain outputs configured by tying the DVCC pin to
ground. When DVCC is connected to ground both outputs
are open-drain and pull-up resistors are required.
Some applications require RST and/or OUT outputs to
be valid with VCC down to ground when DVCC is tied to
VCC. Active pull-up satisfies this requirement with the addition of an optional external resistor from the output to
ground. The resistor provides a path for leakage currents,
preventing the output from floating to undetermined voltages when connected to high impedance (such as CMOS
logic inputs). The resistor value should be small enough to
2960f
9
LTC2960
APPLICATIONS INFORMATION
provide effective pull-down without excessively loading the
pull-up circuitry. A 100k resistor from output to ground is
satisfactory for most applications. When the status outputs
are high, power is dissipated in the pull-down resistors.
If VCC falls below the falling UVLO threshold, the outputs
are pulled to ground. The outputs are guaranteed to stay
low for VCC ≥ 1.2V regardless of the output logic configuration. When VCC < 1.2V, the active pull-up output behaves
similarly to an open-drain output with a pull-up resistor.
LTC2960-3
DVCC
0.4V
IN+
1.6V TO 5.5V
OUT
+
–
and MR is a solution to this issue. The MR input can be
pulled to 36V maximum and will not affect the internal
circuitry. Input MR is often pulled down through the use
of a pushbutton switch.
SELECTING THE RESET TIMEOUT PERIOD
Use the RT input (LTC2960-1/ LTC2960-2) to select between
two fixed reset timeout periods. Connect RT to ground for
a 15ms timeout. Connect RT to VCC for a 200ms timeout.
The reset timeout period occurs after the ADJ input is
driven above threshold and the MR input transitions above
its logic threshold. After the reset timeout period, the RST
output is allowed to pull up to a high state as shown in
Figure 5. The RT input is replaced by the DVCC input in
the LTC2960-3/LTC2960-4 options and the reset timeout
period defaults to 200ms.
ADJ
(a). PUSH-PULL CONFIGURATION
15ms
RST, RT = GND
LTC2960-3
DVCC
6.3V MAX
200ms
RST, RT = VCC
2960 F05
0.4V
IN+
OUT
+
–
Figure 5. Selectable Reset Timeout Period
EXTERNAL HYSTERESIS
(b). OPEN-DRAIN CONFIGURATION
2960 F04
Figure 4. LTC2960-3 (LTC2960-4) RST and OUT Outputs are
Configurable as Push-Pull or Open-Drain
MANUAL RESET INPUT
When ADJ is above its reset threshold and the manual
reset input (MR) is pulled low, the RST output is forced
low. RST remains low for the selected reset timeout period
after the manual reset input is released and pulled high.
The manual reset input is pulled up internally through a
1μA current source to an internal bias voltage (see Electrical Characteristics). If external leakage currents have
the ability to pull down the manual reset input below its
logic threshold, a pull-up resistor placed between VCC
The LTC2960 IN+ comparator hysteresis is 20mV (V+HYS),
or 5% referred to VTH. Certain applications require more
than the built-in native hysteresis. The application schematic in Figure 6 adds one additional resistor (R6) to a
typical attenuator network. The procedure below is used
to determine a value for R6 to provide an increase over
the native hystereis. In this example, it is desired to double
the native hysteresis from 300mV to 600mV and achieve
a falling threshold of 6V.
Before including R6, the rising threshold (VR) is 6.293V
while the falling threshold (VF) is 5.993V. The hysteresis
referred to VA is calculated from:
⎛ R4 ⎞
VHYST ( VA ) = VPHYS ⎜ 1+ ⎟ =20mV •15 = 300mV
⎝ R5 ⎠
2960f
10
LTC2960
APPLICATIONS INFORMATION
VA
VB
LTC2960-3
R4
681k
DVCC
IN+
R5
48.7k
The falling threshold can be restored to the original value
by reducing the value of R5. Under the assumption that
the addition of R6 has a negligible impact on the rising
threshold, a new R4/R5 ratio can be calculated as shown:
R4
VR
6.6V
=
– 1=
– 1= 14.71
+
R5 VTH + V HYS
420mV
(
OUT
R6
6.81M
2960 F06
Figure 6. External Hysteresis
)
Given the ratio of R4/R5, the closest 1% resistor value for
R5 is 46.4k. With the actual resistor values now known,
the final thresholds can be calculated by plugging the
values into the equations above for VR and VF to obtain:
VR = 6.626V, VF = 6.010V, VHYST = 616mV
The addition of R6 allows OUT to sink or source current
to the summing junction at IN+. Neglecting internal switch
resistances and providing that R6 >> R5, the externally
modified hysteresis (referred to VA) becomes:
⎛ R4 ⎞
VHEXT ≈ VHYS(VA) + VB ⎜ ⎟
⎝ R6 ⎠
Since the amount of hysteresis is to be doubled, the
second term in the above expression needs to be about
300mV. With a logic supply, VB, equal to 3V, the ratio R4/
R6 should be about 0.1. Choosing R6 to be 6.81M satisfies the design criteria.
The addition of R6 modifies the rising and falling thresholds
originally determined by R4 and R5. The modified rising
threshold becomes:
⎛ R4 R4 ⎞
VR = VTH + V +HYS • ⎜ 1+
+
⎟
⎝ R5 R6 ⎠
(
)
= ( 400mV + 20mV ) • (1+ 13.98 + 0.1)
= 6.3336V
It is apparent that the R4/R6 term does not affect the rising threshold significantly resulting in a change of only
+0.645%. The falling threshold incorporating R6 is:
⎛ R4 R4 ⎛ VTH – VB ⎞ ⎞
VF = VTH ⎜ 1+
+
⎜
⎟
⎝ R5 R6 ⎝ VTH ⎠ ⎟⎠
= 0.4V • (1+ 13.98 – 0.65) = 5.732V
As a result of the added current component through R6
an error term exists that is a function of the pull-up voltage, VB in Figure 6.
Operation with Supply Transients over 40V and Hot
Swapping
The circuit in Figure 7(a) allows the LTC2960 to withstand
high voltage transients. The magnitude of the voltage
transients that can be absorbed is set by the voltage rating of RZ. A TT-IRC pulse-withstanding surface mount
1206 resistor with a nominal voltage rating of 200V is
used. The external 30V Zener diode (Z1) and the 143kΩ
current limiting resistor (RZ) protect the VIN supply pin
of the LTC2960. Note that there is a speed penalty which
is the time constant determined by RZ and C1, 14.3ms in
this example. If VIN is below 30V, there is a voltage drop
across RZ that is dependent on the quiescent current of
the LTC2960 which is nominally less than 150mV but can
be as high as 290mV if MR is pulled low. The maximum
voltage drop is determined by the maximum specified ICC
and MR pull-up currents. For conditions where the Zener
conducts current, it can be biased in the microamp range
owing to the low quiescent current of the LTC2960. For a
supply voltage of 150V, the Zener is biased <1mA. When
input pins are used to sense VIN, the input pins ADJ/IN+/
IN– absolute maximum rating of 3.5V must not be exceeded.
VIN can be a maximum of 8.75x the lowest programmed
threshold to satisfy this condition. For a maximum VIN of
150V, the lowest programmable threshold is >17V.
2960f
11
LTC2960
APPLICATIONS INFORMATION
When a supply voltage is abruptly connected to the input
resonant ringing can occur as a result of series inductance.
The peak voltage could rise to 2x the input supply but in
practice can reach 2.5x if a capacitor with a strong voltage coefficient is present. If a 12V supply is hot plugged
the resulting ringing could reach the abs max of VCC. Any
circuit with an input of more than 7V should be scrutinized
for ringing. Circuit board trace inductances of as little as
10nH can produce significant ringing.
VIN MAX 200V
RZ
143k
PWC1206LF143kJ*
VCC
Z1
BZX84C30
BV = 30V
C1
0.1μF
50V
LTC2960
*TT-IRC
(a)
VIN
One effective means to eliminate ringing is to include a
10–100Ω resistance in series with the supply input before
the VCC capacitor shown in Figure 7(b). This provides damping for the resonant circuit but imposes a time constant to
VCC. In Figure 7(b), the time constant of RS and C1 is 2μs.
RS
20
VCC
C1
0.1μF
50V
LTC2960
2960 F07
(b)
Figure 7. Operation with High Voltage Transients
and Hot Swapping
TYPICAL APPLICATIONS
Configurable Regulator UVLO and Low Battery
Indicator
internal switch when it reaches 2.5V. With a threshold of
5.537V the LTC2960 OUT output disables the load before
this occurs in order to prevent damage to the batteries.
In addition to the UVLO signal, the LTC2960 provides a
low battery indicator for the system. Figure 9 shows an
alternative arrangement in which the LTC2960 monitors
the output of the 3.3V regulator to provide a reset signal.
In the circuit of Figure 8, the high voltage open drain
OUT output is used as a configurable UVLO signal for a
switching regulator. A Li-Ion battery can contain protection circuitry that open circuits its terminals through an
BUCK CONVERTER
VBAT
6V TO 8.4V
Li-Ion
4.2V
Li-Ion
4.2V
R3
5.11M*
+
R4
10M
VIN
VCC
RT
IN+
R2
49.9k
LT3991
GND
C2
47μF
16V
R5
1M
OUT
LTC2960-1
RST
ADJ
R1
348k
VOUT
3.3V
VOUT
EN
C1
0.1μF
25V
+
NOT ALL LT3991 COMPONENTS SHOWN
LOW BATTERY
MR
GND
2960 F08
UVLO FALLING THRESHOLD = 5.537V
RESET FALLING THRESHOLD = 6.33V
*VISHAY-DALE CRCW SERIES 0603 1%
Figure 8. Configurable Regulator UVLO and Low Battery Indicator
2960f
12
LTC2960
TYPICAL APPLICATIONS
BUCK CONVERTER
VBAT
6V TO 8.4V
Li-Ion
4.2V
Li-Ion
4.2V
VIN
R5
10M
R2
6.04M
+
NOT ALL LT3991 COMPONENTS SHOWN
LT3991
+
R1
402k
IN+
ADJ
MR
RST
RESD*
10k
C2
47μF
16V
EN
VCC
RT
OUT
LTC2960-1
C1
0.1μF
25V
VOUT
3.3V
VOUT
GND
R4
2.26M
RESET
GND
R3
402k
2960 F09
UVLO FALLING THRESHOLD = 6.410V
RESET FALLING THRESHOLD = 2.649V
R6
1M
*OPTIONAL RESISTOR FOR ADDED ESD PROTECTION
Figure 9. Configurable Regulator UVLO and Supervisor
M2
Si4435
VBAT
6V TO 8.4V
M1
Si4435
R8
10k
1N5245
15V
VOUT
R7
1M
+
Li-Ion
4.2V
C1
0.1μF
25V
R2
5.6M*
VCC
RT
OUT
ADJ
R4
6.04M*
R5
10M
LTC2960-2
IN–
RST
+
Li-Ion
4.2V
R6
100k
R1
402k*
LOW BATTERY
R3
402k*
MR
GND
2960 F10
IN– FALLING THRESHOLD = 5.974V
ADJ FALLING THRESHOLD = 6.410V
*VISHAY-DALE CRCW SERIES 0603 1 %
Figure 10. Battery Disconnect to Protect Against Deep Discharge
BUCK CONVERTER
12V
VEHICLE BATTERY
VIN
4V TO 27V
IRLR2908
R8
102k
NOT ALL LT3991 COMPONENTS SHOWN
VIN
R2
825k
R7
1M
FB
R4
1.78M
LT3991
EN/SS
VCC GATE OUT
GND
R3
1M
C2
22μF
25V
VCC
DVCC
IN+
ADJ
LTC2960-3
FLT
GND
R6
6.04M
FB
C1
1μF
50V
LT4356
VOUT
3.3V
VOUT
OUT
R7
4.99k
R1
80.6k
RST
UV
MR
R5
1M
GND
OV
2960 F11
IN+ FALLING THRESHOLD = 4.49V
ADJ FALLING THRESHOLD = 2.816V
Figure 11. Automotive Supervisor
2960f
13
LTC2960
TYPICAL APPLICATIONS
The LTC2960-2 in Figure 10 is yet another way to prevent
excessive discharge of a battery. The high voltage OUT
output is used to drive the gate of a PMOS switch to interrupt the path to VOUT in the event of an undervoltage
condition. When the battery stack voltage is above the
IN– rising threshold of 5.972V, the PMOS switch is turned
on. The LTC2960-2 also supervises VOUT to provide a low
battery signal as an early warning of impending shutdown.
A 10k resistor is included in series with the VCC pin to limit
current in the event of a reverse battery condition. In all
three examples, the load drops to <2.5μA typically and
excessive battery drain is prevented.
Micropower Power Supply Sequencer and Supervisor
Figure 13 illustrates multiple uses for the LTC2960 in a
power supply system. U1 is a power supply sequencer
whose IN+ input monitors VIN and enables the 5V switching regulator. The ADJ input monitors the output of the
5V switching regulator and enables the 1.8V LDO after a
16ms Reset Timeout Period. U2 is a supervisor monitoring the 5V and 1.8V outputs. The OUT output by virtue
of the MR pin, keeps the RST output low until the 1.8V
supply is ready.
VIN
16.4V
VIN
R3B
118k*
Automotive Supervisor (LTC2960 H-Grade)
The circuit in Figure 11 uses the LTC2960-3 (H-grade) as a
low voltage supervisor capable of operating in temperatures
up to 125°C in automotive environments. The LT4356 surge
stopper limits VIN to 27V under the alternator load dump
condition. The LT3991 buck regulator in conjunction with
the LTC2960 draw <10μA quiescent current for no load,
which limits the drain on the vehicle battery even after
long periods of inactivity.
Window Comparator for High Voltage Input
The LTC2960-4 can be configured as a window comparator to monitor high voltage supplies or battery stacks as
shown in Figure 12. A fault signal is generated if VIN is out
of regulation. The OUT output of the LTC2960-4 is fed back
into the MR input to drive the RST output. A micropower
LDO provides bias to the active pull-up DVCC supply for
low static current draw in the outputs.
R4
10k
R3A
7.32M*
OUT
LT3009-5
SHDN
C2
1μF
16V
VOUT
5V
20mA MAX
GND
VCC
C1
0.1μF
50V
DVCC
ADJ
R2
68k*
LTC2960-4
IN–
R1
182k*
RST
FAULT
OUT
GND MR
2960 F12
UPPER THRESHOLD = 16.897V
LOWER THRESHOLD = 12.3V
*VISHAY-DALE CRCW SERIES 0603 1%
Figure 12. Window Comparator for High Voltage Input
2960f
14
LTC2960
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
DC8 Package
8-Lead Plastic DFN (2mm × 2mm)
(Reference LTC DWG # 05-08-1719 Rev A)
R = 0.05
TYP
0.70 ±0.05
2.55 ±0.05
1.15 ±0.05 0.64 ±0.05
(2 SIDES)
PACKAGE
OUTLINE
2.00 ±0.10
(4 SIDES)
PIN 1 BAR
TOP MARK
(SEE NOTE 6)
R = 0.115
TYP
5
8
0.40 ±0.10
0.64 ±0.10
(2 SIDES)
PIN 1 NOTCH
R = 0.20 OR
0.25 × 45°
CHAMFER
(DC8) DFN 0409 REVA
4
0.25 ±0.05
0.45 BSC
1
0.23 ±0.05
0.45 BSC
0.75 ±0.05
0.200 REF
1.37 ±0.10
(2 SIDES)
1.37 ±0.05
(2 SIDES)
0.00 – 0.05
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
BOTTOM VIEW—EXPOSED PAD
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
NOTE:
1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
TS8 Package
8-Lead Plastic TSOT-23
(Reference LTC DWG # 05-08-1637 Rev A)
0.40
MAX
2.90 BSC
(NOTE 4)
0.65
REF
1.22 REF
1.4 MIN
3.85 MAX 2.62 REF
2.80 BSC
1.50 – 1.75
(NOTE 4)
PIN ONE ID
RECOMMENDED SOLDER PAD LAYOUT
PER IPC CALCULATOR
0.22 – 0.36
8 PLCS (NOTE 3)
0.65 BSC
0.80 – 0.90
0.20 BSC
0.01 – 0.10
1.00 MAX
DATUM ‘A’
0.30 – 0.50 REF
0.09 – 0.20
(NOTE 3)
NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
1.95 BSC
TS8 TSOT-23 0710 REV A
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254mm
6. JEDEC PACKAGE REFERENCE IS MO-193
2960f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
15
LTC2960
TYPICAL APPLICATION
BUCK CONVERTER
NOT ALL LT3991 COMPONENTS SHOWN
VIN
6.6V < VIN < 36V
R3
10M
R2
6.04M
LTC2960-1
VCC
C1
0.1μF
25V
U1
R1
402k
LT3991
EN
GND
OUT
ADJ
IN+
RST
MR
5V
OUTPUT
VOUT
R5
3.48M
C2
47μF
16V
R6
1M
15ms DELAY
OUT
LT3009-1.8
SHDN
GND
R4
402k
RT
GND
1.8V
OUTPUT
IN
C3
1μF
10V
R8
1.3M
R9
1M
LTC2960-1
VCC
RT
ADJ
U2 IN+
OUT RST
VIN SUPPLY UVLO = 6.410V
1.8V SUPPLY UVLO = 3.863V
RESET THRESHOLD = 1.693V
200ms DELAY
RST
MR
R7
402k
GND
2960 F14
Figure 13. Micropower Power Supply Sequencer and Supervisor
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTC1326
Micropower Triple Supply Monitor for 5V/2.5V, 3.3V and ADJ
4.725V, 3.118V, 1V Threshold (±0.75%) and ADJ
LTC1726
Micropower Triple Supply Monitor for 2.5V/5V, 3.3V and ADJ
Adjustable Reset and Watchdog Timeouts
LTC1727
Micropower Triple Supply Monitor with Open-Drain Reset
Individual Monitor Outputs in MSOP
LTC1728
Micropower Triple Supply Monitor with Open-Drain Reset
5-Lead SOT-23 Package
LTC1985
Micropower Triple Supply Monitor with Push-Pull Reset Output
5-Lead SOT-23 Package
LTC2900/LTC2901/
LTC2902
Programmable Quad Supply Monitor
Adjustable Reset, Watchdog Timer and Tolerance, 10-Lead
MSOP and DFN Packages
LTC2903
Precision Quad Supply Monitor
6-Lead SOT-23 and DFN Packages
LTC2904/LTC2905/
LTC2906/LTC2907
Three-State Programmable Precision Dual Supply Monitor
8-Lead SOT-23 and DFN Packages
LTC2908
Precision Six-Supply Monitor (Four Fixed and Two Adjustable)
8-Lead SOT-23 and DFN Packages
LTC2909
Precision Triple/Dual Input UV, OV and Negative Voltage Monitor
Shunt Regulated VCC Pin, Adjustable Threshold and Reset,
8-Lead SOT-23 and DFN Packages
LTC2910
Octal Positive/Negative Voltage Monitor
Separate VCC Pin, Eight Inputs, Up to Two Negative Monitors
Adjustable Reset Timer, 16-Lead SSOP and DFN Packages
LTC2912/LTC2913/
LTC2914
Single/Dual/Quad UV and OV Voltage Monitors
Separate VCC Pin, Adjustable Reset Timer
LTC2915/LTC2916/
LTC2917/LTC2918
Single Voltage Supervisors with 27 Pin-Selectable Thresholds
Manual Reset and Watchdog Functions, 8- and 10-Lead
TSOT-23, MSOP and DFN Packages
LTC2934
Ultralow Power Supervisor with ADJ and PFI Inputs
500nA Quiescent Current, 2mm × 2mm 8-Lead DFN and
TSOT-23 Packages
LTC2935
Ultralow Power Supervisor with Eight Pin-Selectable Thresholds
500nA Quiescent Current, 2mm × 2mm 8-Lead DFN and
TSOT-23 Packages
2960f
16 Linear Technology Corporation
LT 0312 • PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com
© LINEAR TECHNOLOGY CORPORATION 2012
Similar pages