FAIRCHILD MM74C42

Revised January 1999
MM74C42
BCD-to-Decimal Decoder
■ Low power: 50 nW (typ.)
General Description
The MM74C42 one-of-ten decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with
N- and P-channel enhancement transistors. This decoder
produces a logical “0” at the output corresponding to a four
bit binary input from zero to nine, and a logical “1” at the
other outputs. For binary inputs from ten to fifteen all outputs are logical “1”.
■ Medium speed operation: 10 MHz (typ.) with 10V VCC
Applications
• Automotive
• Data terminals
• Instrumentation
• Medical electronics
Features
• Alarm systems
■ Supply voltage range:
• Industrial electronics
3V to 15V
■ Tenth power TTL compatible: drive 2 LPTTL loads
• Remote metering
■ High noise immunity: 0.45 VCC (typ.)
• Computers
Ordering Code:
Order Number
MM74C42N
Package Number
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Connection Diagram
Pin Assignments for DIP
Top View
© 1999 Fairchild Semiconductor Corporation
DS005882.prf
www.fairchildsemi.com
MM74C42 BCD-to-Decimal Decoder
October 1987
MM74C42
Schematic Diagram
Truth Table
Inputs
www.fairchildsemi.com
Outputs
D
C
B
A
0
1
2
3
4
5
6
7
8
9
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
0
1
1
1
1
1
1
1
1
0
0
1
0
1
1
0
1
1
1
1
1
1
1
0
0
1
1
1
1
1
0
1
1
1
1
1
1
0
1
0
0
1
1
1
1
0
1
1
1
1
1
0
1
0
1
1
1
1
1
1
0
1
1
1
1
0
1
1
0
1
1
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
1
1
1
1
0
1
1
1
0
0
0
1
1
1
1
1
1
1
1
0
1
1
0
0
1
1
1
1
1
1
1
1
1
1
0
1
0
1
0
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
Voltage at Any Pin (Note 1)
Absolute Maximum VCC
−0.3V to VCC + 0.3V
Operating Temperature Range
Storage Temperature Range
(Soldering, 10 seconds)
−40°C to +85°C
−65°C to +150°C
700 mW
Small Outline
500 mW
Operating VCC Range
260°C
Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Temperature Range” they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions
for actual device operation.
Power Dissipation (PD)
Dual-In-Line
18V
Lead Temperature
3.0V to 15V
DC Electrical Characteristics
Min/Max limits apply across temperature range unless otherwise noted
Symbol
Parameter
Conditions
Min
Typ
Max
Units
CMOS TO CMOS
VIN(1)
VIN(0)
VOUT(1)
VOUT(0)
Logical “1” Input Voltage
Logical “0” Input Voltage
Logical “1” Output Voltage
Logical “0” Output Voltage
VCC = 5.0V
3.5
V
VCC = 10V
8.0
V
VCC = 5.0V
1.5
V
VCC = 10V
2.0
V
VCC = 5.0V, IO = −10 µA
4.5
VCC = 10V, IO = −10 µA
9.0
V
V
VCC = 5.0V, IO = 10 µA
0.5
V
VCC = 10V, IO = 10 µA
1.0
V
IIN(1)
Logical “1” Input Current
VCC = 15V, VIN = 15V
IIN(0)
Logical “0” Input Current
VCC = 15V, VIN = 0V
ICC
Supply Current
VCC = 15V
1.0
−1.0
µA
µA
0.05
300
µA
0.8
V
CMOS/LPTTL INTERFACE
VIN(1)
Logical “1” Input Voltage
VCC = 4.75V
VIN(0)
Logical “0” Input Voltage
VCC = 4.75V
VCC − 1.5
VOUT(1)
Logical “1” Output Voltage
VCC = 4.75V, IO = −360 µA
VOUT(0)
Logical “0” Output Voltage
VCC = 4.75V, IO = 360 µA
V
2.4
V
0.4
V
OUTPUT DRIVE (see Family Characteristics Data Sheet) TA = 25°C (short circuit current)
ISOURCE
Output Source Current
VCC = 5.0V, VIN(0) = 0V, VOUT = 0V
−1.75
ISOURCE
Output Source Current
VCC = 10V, VIN(0) = 0V, V OUT = 0V
−8.0
mA
ISINK
Output Sink Current
VCC = 5.0V, VIN(1) = 5.0V, VOUT = VCC
1.75
mA
ISINK
Output Sink Current
VCC = 10V, VIN(1) = 10V, V OUT = VCC
8.0
mA
AC Electrical Characteristics
mA
(Note 2)
TA = 25°C, CL = 50 pF, unless otherwise specified
Symbol
tpd
Typ
Max
Propagation Delay Time to
Parameter
VCC = 5.0V
Conditions
Min
200
300
Units
ns
Logical “0” or “1”
VCC = 10V
90
140
ns
CIN
Input Capacitance
(Note 3)
5
pF
CPD
Power Dissipation Capacitance
(Note 4)
50
pF
Note 2: AC Parameters are guaranteed by DC correlated testing.
Note 3: Capacitance is guaranteed by periodic testing.
Note 4: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note—
AN-90.
3
www.fairchildsemi.com
MM74C42
Absolute Maximum Ratings(Note 1)
MM74C42 BCD-to-Decimal Decoder
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N16E
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
1. Life support devices or systems are devices or systems
device or system whose failure to perform can be reawhich, (a) are intended for surgical implant into the
sonably expected to cause the failure of the life support
body, or (b) support or sustain life, and (c) whose failure
device or system, or to affect its safety or effectiveness.
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
www.fairchildsemi.com
user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.