Renesas HD74HCT373FPEL Octal d-type transparent latches (with inverted 3-state outputs) Datasheet

HD74HCT373, HD74HCT533
Octal D-type Transparent Latches (with 3-state outputs)
Octal D-type Transparent Latches (with inverted 3-state outputs)
REJ03D0666–0200
(Previous ADE-205-555)
Rev.2.00
Mar 30, 2006
Description
When the latch enable input is high, the Q outputs of HD74HCT373 will follow the D inputs and the Q outputs of
HD74HCT533 will follow the inversion of the D inputs. When the latch enable goes low, data at the D inputs will be
retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control
input, all outputs go to a high impedance state, regardless of what signals present at the other inputs and the state of the
storage elements.
Features
•
•
•
•
•
•
•
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
High Speed Operation: tpd (Data to Q) = 14 ns typ (CL = 50 pF)
High Output Current: Fanout of 15 LSTTL Loads
Wide Operating Voltage: VCC = 4.5 to 5.5 V
Low Input Current: 1 µA max
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
Ordering Information
Part Name
Package Type
HD74HCT373P
DILP-20 pin
HD74HCT373FPEL
SOP-20 pin (JEITA)
HD74HCT373RPEL
HD74HCT533RPEL
HD74HCT373TELL
Package Code
(Previous Code)
PRDP0020AC-B
(DP-20NEV)
Package
Abbreviation
Taping Abbreviation
(Quantity)
P
—
PRSP0020DD-B
(FP-20DAV)
FP
EL (2,000 pcs/reel)
SOP-20 pin (JEDEC)
PRSP0020DC-A
(FP-20DBV)
RP
EL (1,000 pcs/reel)
TSSOP-20 pin
PTSP0020JB-A
(TTP-20DAV)
T
ELL (2,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Function Table
D
Output Control
Enable G
L
H
H
L
H
L
L
L
X
H
X
X
Notes: 1. H; High level, L; Low level, X; Irrelevant, Z; High impedance
Rev.2.00 Mar 30, 2006 page 1 of 8
HD74HCT373
Q
HD74HCT533
Q
H
L
No change
Z
L
H
No change
Z
HD74HCT373, HD74HCT533
Pin Arrangement
HD74HCT373
Output
Control 1
20 VCC
1Q
2
19 8Q
1D
3
18 8D
2D
4
17 7D
2Q
5
16 7Q
3Q
6
15 6Q
3D
7
14 6D
4D
8
13 5D
4Q
9
12 5Q
GND 10
11 Enable G
(Top view)
HD74HCT533
Output
Control 1
20 VCC
1Q
2
19 8Q
1D
3
18 8D
2D
4
17 7D
2Q
5
16 7Q
3Q
6
15 6Q
3D
7
14 6D
4D
8
13 5D
4Q
9
12 5Q
GND 10
11 Enable G
(Top view)
Rev.2.00 Mar 30, 2006 page 2 of 8
HD74HCT373, HD74HCT533
Logic Diagram
HD74HCT373
1D
2D
3D
D
D
GQ
4D
D
GQ
5D
D
GQ
6D
D
GQ
7D
D
GQ
8D
D
GQ
D
GQ
GQ
Enable G
Output
Control
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
7D
8D
HD74HCT533
2D
1D
D
3D
D
GQ
4D
D
GQ
5D
D
GQ
6D
D
GQ
D
GQ
D
GQ
D
GQ
GQ
Enable G
Output
Control
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
Absolute Maximum Ratings
Item
Supply voltage range
Input / Output voltage
Input / Output diode current
Output current
VCC, GND current
Power dissipation
Storage temperature
Symbol
VCC
VIN, VOUT
IIK, IOK
IOUT
ICC or IGND
PT
Tstg
Ratings
–0.5 to 7.0
–0.5 to VCC +0.5
±20
±35
±75
500
–65 to +150
Unit
V
V
mA
mA
mA
mW
°C
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Recommended Operating Conditions
Item
Symbol
Ratings
Supply voltage
VCC
4.5 to 5.5
Input / Output voltage
VIN, VOUT
0 to VCC
Operating temperature
Ta
–40 to 85
Input rise / fall time*1
tr, tf
0 to 500
Notes: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Rev.2.00 Mar 30, 2006 page 3 of 8
Unit
V
V
°C
ns
Conditions
VCC = 4.5 V
HD74HCT373, HD74HCT533
Electrical Characteristics
Item
Ta = 25°C
Min
Typ
Max
4.5 to 5.5 2.0
—
—
4.5 to 5.5 —
—
0.8
4.5
4.4
—
—
4.5
4.18
—
—
4.5
—
—
0.1
4.5
—
—
0.26
5.5
—
—
±0.5
Symbol VCC (V)
Input voltage
VIH
VIL
VOH
Output voltage
VOL
Off-state output
current
Input current
Quiescent current
IOZ
Iin
ICC
5.5
5.5
—
—
Ta = –40 to+85°C
Min
Max
2.0
—
—
0.8
4.4
—
4.13
—
—
0.1
—
0.33
—
±5.0
±0.1
4.0
—
—
—
—
Unit
V
V
V
Vin = VIH or VIL IOH = –20 µA
IOH = –6 mA
Vin = VIH or VIL IOL = 20 µA
IOL = 6 mA
V
µA
±1.0
40
Test Conditions
Vin = VIH or VIL,
Vout = VCC or GND
Vin = VCC or GND
Vin = VCC or GND, Iout = 0 µA
µA
µA
Switching Characteristics
(CL = 50 pF, Input tr = tf = 6 ns)
Item
Symbol VCC (V)
Propagation delay
time
Output enable time
Output disable
time
Ta = 25°C
Ta = –40 to +85°C
tPLH
4.5
tPHL
tPLH
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
—
—
—
—
—
—
—
20
10
16
16
14
12
16
15
14
16
—
—
—
30
25
25
30
30
30
30
—
—
—
—
—
—
—
—
—
—
25
13
20
38
31
31
38
38
38
38
—
—
—
4.5
—
4
12
—
15
ns
—
—
5
10
—
10
pF
tPHL
tZL
tZH
tLZ
Setup time
Hold time
Pulse width
tHZ
tsu
th
tw
Output rise/fall
time
Input capacitance
tTLH
tTHL
Cin
Typ
13
Max
30
Min
—
Max
38
Unit
Min
—
Test Conditions
ns
Latch control to Q
ns
Data to Q
ns
ns
ns
ns
ns
Data to latch control
Latch control to data
Latch control, output control
Test Circuit
VCC
VCC
Output
Pulse Generator
Zout = 50 Ω
Input
Pulse Generator
Zout = 50 Ω
OC
See Function Table
Input
1Q to 8Q
or
1Q to 8Q
S1
OPEN
GND
CL =
50 pF
VCC
1D to 8D
Enable G
Note : 1. CL includes probe and jig capacitance.
Rev.2.00 Mar 30, 2006 page 4 of 8
1 kΩ
TEST
tPLH / tPHL
S1
OPEN
tZH / tHZ
tZL / tLZ
GND
VCC
HD74HCT373, HD74HCT533
Waveforms
• Waveform – 1
tr
tf
VCC
90 % 90 %
1.3 V
Input G
1.3 V
10 %
tr
10 %
tf
VCC
90 %
90 %
Input D
0V
10 %
10 %
tPHL
tPLH
Output Q
0V
VOH
1.3 V
1.3 V
VOL
Output Q
• Waveform – 2
tr
VCC
90 %
Input G
10 %
tr
Input D
0V
tf
90 %
1.3 V
VCC
90 %
1.3 V
10 %
10 %
tPHL
tPLH
Output Q
VOH
1.3 V
Output Q
Rev.2.00 Mar 30, 2006 page 5 of 8
0V
1.3 V
VOL
HD74HCT373, HD74HCT533
• Waveform – 3
tf
tr
VCC
90 % 90 %
1.3 V
1.3 V
Input G
10 %
tw
10 %
tsu
0V
th
VCC
Input D
1.3 V
1.3 V
0V
• Waveform – 4
tf
Input OC
tr
90 %
1.3 V
10 %
tZL
VCC
90 %
1.3 V
10 %
tLZ
0V
VOH
Waveform - A
1.3 V
tZH
Waveform - B
1.3 V
10 %
VOL
tHZ
90 %
VOH
VOL
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. Waveform– A is for an output with internal conditions such that the
output is low except when disabled by the output control.
3. Waveform– B is for an output with internal conditions such that the
output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 6 of 8
HD74HCT373, HD74HCT533
Package Dimensions
JEITA Package Code
P-DIP20-6.3x24.5-2.54
RENESAS Code
PRDP0020AC-B
Previous Code
DP-20NEV
MASS[Typ.]
1.26g
D
11
E
20
1
10
b3
0.89
A1
A
Z
Reference
Symbol
L
e1
D
E
A
A1
bp
b3
c
θ
e
Z
L
θ
bp
e
c
e1
( Ni/Pd/Au plating )
JEITA Package Code
P-SOP20-7.5x12.8-1.27
RENESAS Code
PRSP0020DC-A
*1
Previous Code
FP-20DBV
Dimension in Millimeters
Min
Nom Max
7.62
24.50 25.40
6.30 7.00
5.08
0.51
0.40 0.48 0.56
1.30
0.19 0.25 0.31
0°
15°
2.29 2.54 2.79
1.27
2.54
MASS[Typ.]
0.52g
D
F
20
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
@ DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
@ INCLUDE TRIM OFFSET.
11
HE
c
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
e
*3
bp
x
M
L1
A
Z
Reference Dimension in Millimeters
Symbol
10
A1
θ
L
y
Detail F
Rev.2.00 Mar 30, 2006 page 7 of 8
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Min Nom Max
12.80 13.2
7.50
0.10 0.20 0.30
2.65
0.34 0.40 0.46
0.20 0.25 0.30
0°
8°
10.00 10.40 10.65
1.27
0.12
0.15
0.935
0.40 0.70 1.27
1.45
HD74HCT373, HD74HCT533
JEITA Package Code
P-SOP20-5.5x12.6-1.27
RENESAS Code
PRSP0020DD-B
*1
Previous Code
FP-20DAV
MASS[Typ.]
0.31g
D
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
20
11
*2
c
E
HE
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
10
e
Z
*3
bp
x
Reference Dimension in Millimeters
Symbol
M
A
L1
A1
θ
y
L
Detail F
JEITA Package Code
P-TSSOP20-4.4x6.5-0.65
RENESAS Code
PTSP0020JB-A
*1
Previous Code
TTP-20DAV
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Min Nom Max
12.60 13.0
5.50
0.00 0.10 0.20
2.20
0.34 0.40 0.46
0.15 0.20 0.25
0°
8°
7.50 7.80 8.00
1.27
0.12
0.15
0.80
0.50 0.70 0.90
1.15
MASS[Typ.]
0.07g
D
F
20
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
11
c
HE
*2
E
bp
Terminal cross section
( Ni/Pd/Au plating )
Index mark
Reference Dimension in Millimeters
Symbol
1
e
*3
bp
L1
x
M
A
Z
10
A1
θ
L
y
Detail F
Rev.2.00 Mar 30, 2006 page 8 of 8
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Min Nom Max
6.50 6.80
4.40
0.03 0.07 0.10
1.10
0.15 0.20 0.25
0.10 0.15 0.20
0°
8°
6.20 6.40 6.60
0.65
0.13
0.10
0.65
0.4 0.5 0.6
1.0
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0
Similar pages