ON CAT1163LI-28-G Supervisory circuits with i2c serial cmos eeprom, precision reset controller and watchdog timer (16k) Datasheet

CAT1163
Supervisory Circuits with I2C Serial CMOS EEPROM,
Precision Reset Controller and Watchdog Timer (16K)
EEPROM memory (16K) with hardware memory write
protection, a system power supervisor with brown out
protection and a watchdog timer are integrated
together in low power CMOS technology. Memory
interface is via an I2C bus.
FEATURES
„ Watchdog timer input (WDI)
„ 400kHz I2C bus compatible
„ 2.7V to 6.0V operation
The 1.6-second watchdog circuit returns a system to a
known good state if a software or hardware glitch
halts or “hangs” the system. The CAT1163 watchdog
monitors the WDI input pin.
„ Low power CMOS technology
„ 16-Byte page write buffer
„ Built-in inadvertent write protection
—
VCC lock out
—
Write protect pin, WP
The power supply monitor and reset circuit protects
memory and system controllers during power up/down
and against brownout conditions. Five reset threshold
voltages support 5V, 3.3V and 3V systems. If power
supply voltages are out of tolerance reset signals
become active, preventing the system microcontroller,
ASIC or peripherals from operating. Reset signals
become inactive typically 200ms after the supply
voltage exceeds the reset threshold level. With both
active high and low reset signals, interface to
microcontrollers and other ICs is simple. In addition, a
reset pin can be used as debounced input for pushbutton manual reset capability.
„ Active high or low reset
—
Precision power supply voltage monitor
—
5V, 3.3V and 3V systems
—
Five threshold voltage options
„ 1,000,000 Program/Erase cycles
„ Manual reset
„ 100 Year data retention
„ 8-pin DIP or 8-pin SOIC
„ Commercial and industrial temperature ranges
DESCRIPTION
The CAT1163 memory features a 16-byte page. In
addition, hardware data protection is provided by a
write protect pin WP and by a VCC sense circuit that
prevents writes to memory whenever VCC falls below
the reset threshold or until VCC reaches the reset
threshold during power up.
The CAT1163 is a complete memory and supervisory
solution for microcontroller-based systems. A serial
Available packages include an 8-pin DIP and a
surface mount, 8-pin SO package.
PIN CONFIGURATION
PIN FUNCTIONS
For Ordering Information details, see page 13.
PDIP 8 Lead
SOIC 8 Lead
WDI
1
¯¯¯¯¯¯
RESET
2
WP
3
GND
4
CAT1163
Pin Name
Warchdog Timer Input
¯¯¯¯¯¯
RESET
Active Low Reset I/O
8
VCC
7
RESET
6
SCL
GND
Ground
5
SDA
SDA
Serial Data/Address
SCL
Clock Input
WP
RESET
VCC
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
Function
WDI
1
Write Protect
Active High Reset I/O
Power Supply
Doc. No. MD-3003 Rev. I
CAT1163
RESET THRESHOLD OPTION
BLOCK DIAGRAM
Part Dash
Number
Minimum
Threshold
Maximum
Threshold
-45
4.50
4.75
-42
4.25
4.50
-30
3.00
3.15
-28
2.85
3.00
-25
2.55
2.70
ABSOLUTE MAXIMUM RATINGS(1)
Parameters
Ratings
Units
–55 to +125
ºC
–65 to +150
ºC
–2.0 to VCC + 2.0
V
–2.0 to + 7.0
V
Package Power Dissipation Capability (TA = 25°C)
1.0
W
Lead Soldering Temperature (10 seconds)
300
ºC
100
mA
Temperature Under Bias
Storage Temperature
Voltage on any Pin with Respect to Ground
(2)
VCC with Respect to Ground
Output Short Circuit Current
(3)
REABILITY CHARACTERISTICS
Symbol
NEND
(4)
TDR(4)
VZAP(4)
ILTH(4)(5)
Parameter
Reference Test Method
Min
Endurance
MIL-STD-883, Test Method 1033
1,000,000
Cycles/Byte
Data Retention
MIL-STD-883, Test Method 1008
100
Years
ESD Susceptibility
MIL-STD-883, Test Method 3015
2000
Volts
JEDEC Standard 17
100
mA
Latch-up
Max
Units
Notes:
(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this
specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
(2) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20ns. Maximum DC
voltage on output pins is VCC +0.5V, which may overshoot to VCC +2.0V for periods of less than 20 ns.
(3) Output shorted for no more than one second. No more than one output shorted at a time.
(4) This parameter is tested initially and after a design or process change that affects the parameter.
(5) Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to VCC +1V.
Doc. No. MD-3003 Rev. I
2
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
D.C. OPERATING CHARACTERISTICS
VCC = 2.7V to 6.0V, unless otherwise specified.
Symbol
ICC
ISB
ILI
ILO
VIL
VIH
VOL1
Parameter
Power Supply Current
Standby Current
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage (SDA)
Test Conditions
fSCL = 100kHz
VCC = 3.3V
VCC = 5V
VIN = GND or VCC
VIN = GND or VCC
Min
Typ
-1
VCC x 0.7
IOL = 3 mA, VCC = 3.0V
Max
3
40
50
2
10
VCC x 0.3
VCC + 0.5
0.4
Units
mA
µA
µA
µA
µA
V
V
V
CAPACITANCE
TA = 25ºC, f = 1.0MHz, VCC = 5V
Symbol
Test
Conditions
Max
Units
CI/O(1)
CIN(1)
Input/Output Capacitance (SDA)
VI/O = 0V
8
pF
Input Capacitance (SCL)
VIN = 0V
6
pF
A.C. CHARACTERISTICS
VCC = 2.7V to 6.0V unless otherwise specified. Output Load is 1 TTL Gate and 100pF.
VCC = 2.7V - 6V VCC = 4.5V – 5.5V
Symbol
FSCL
Parameter
Min
Max
Min
Max
Units
Clock Frequency
100
400
kHz
TI
Noise Suppresion Time Constant at SCL, SDA Inputs
200
200
ns
tAA
SLC Low to SDA Data Out and ACK Out
3.5
1
µs
(1)
tBUF(1)
Time the Bus Must be Free Before a New Transmission
Can Start
tHD:STA
Start Condition Hold Time
4.7
1.2
µs
4
0.6
µs
tLOW
Clock Low Period
4.7
1.2
µs
tHIGH
Clock High Period
4
0.6
µs
4.7
0.6
µs
tSU:STA
Start Condition Setup Time (for a Repeated Start Condition)
tHD:DAT
Data in Hold Time
0
0
ns
tSU:DAT
Data in Setup Time
50
50
ns
(1)
SDA and SCL Rise Time
1
0.3
µs
(1)
SDA and SCL Fall Time
300
300
ns
tR
tF
tSU:STO
tDH
Stop Condition Setup Time
Data Out Hold Time
4
0.6
µs
100
100
ns
POWER-UP TIMING (1)(2)
Symbol
Parameter
Max
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms
Notes:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specific operation can be initiated.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
3
Doc. No. MD-3003 Rev. I
CAT1163
WRITE CYCLE LIMITS
Symbol
Parameter
tWR
Write Cycle Time
Min
Typ
Max
Units
10
ms
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its slave address.
RESET CIRCUIT CHARACTERISTICS
Symbol
Parameter
tGLITCH
Glitch Reject Pulse Width
VRT
Reset Threshold Hystersis
Min
Typ
Max
Units
100
ns
15
mV
VOLRS
Reset Output Low Voltage (IOLRS = 1mA)
VOHRS
Reset Output High Voltage
VCC - 0.75
Reset Threshold (VCC = 5V)
(CAT1163-45)
4.50
4.75
Reset Threshold (VCC = 5V)
(CAT1163-42)
4.25
4.50
Reset Threshold (VCC = 3.3V)
(CAT1163-30)
3.00
3.15
Reset Threshold (VCC = 3.3V)
(CAT1163-28)
2.85
3.00
Reset Threshold (VCC = 3V)
(CAT1163-25)
2.55
2.70
Power-Up Reset Timeout
130
270
VTH
tPURST
tWP
Watchdog Period
tRPD
VTH to RESET Output Delay
VRVALID
0.4
Doc. No. MD-3003 Rev. I
V
1.6
1
4
V
ms
sec
5
RESET Output Valid
V
µs
V
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
PIN DESCRIPTION
WDI: WATCHDOG INPUT
If there is no transition on the WDI for more than 1.6
seconds, the watchdog timer times out.
RESET outputs. During power-up, the RESET outputs
remain active until VCC reaches the VTH threshold and
will continue driving the outputs for approximately
200ms (tPURST) after reaching VTH. After the tPURST
timeout interval, the device will cease to drive the
reset outputs. At this point the reset outputs will be
pulled up or down by their respective pull up/down
resistors. During power-down, the RESET outputs will
¯¯¯¯¯¯
be active when VCC falls below VTH. The RESET
outputs will be valid so long as VCC is >1.0V (VRVALID).
WP: WRITE PROTECT
If the pin is tied to VCC the entire memory array
becomes Write Protected (READ only). When the pin
is tied to GND or left floating normal read/write
operations are allowed to the device.
¯¯¯¯¯¯: RESET I/O
RESET/RESET
These are open drain pins and can be used as reset
trigger inputs. By forcing a reset condition on the pins
the device will initiate and maintain a reset condition.
The RESET pin must be connected through a pull¯¯¯¯¯¯ pin must be connected
down resistor, and the RESET
through a pull-up resistor.
The RESET pins are I/Os; therefore, the CAT1163
can act as a signal conditioning circuit for an
externally applied manual reset. The inputs are edge
triggered; that is, the RESET input in the CAT1163 will
initiate a reset timeout after detecting a low to high
¯¯¯¯¯¯ input in the CAT1163 will
transition and the RESET
initiate a reset timeout after detecting a high to low
transition.
SDA: SERIAL DATA ADDRESS
The bidirectional serial data/address pin is used to
transfer all data into and out of the device. The SDA
pin is an open drain output and can be wire-ORed
with other open drain or open collector outputs.
Watchdog Timer
The Watchdog Timer provides an independent
protection for microcontrollers. During a system
failure, the CAT1163 will respond with a reset signal
after a time-out interval of 1.6 seconds for a lack of
activity. The CAT1163 is designed with the Watchdog
Timer feature on the WDI input. If the microcontroller
does not toggle the WDI input pin within 1.6 seconds,
the Watchdog Timer times out. This will generate a
reset condition on reset outputs. The Watchdog Timer
is cleared by any transition on WDI.
SCL: SERIAL CLOCK
Serial clock input.
DEVICE OPERATION
Reset Controller Description
The CAT1163 precision RESET controller ensures
correct system operation during brownout and power
up/down conditions. It is configured with open drain
As long as the reset signal is asserted, the Watchdog
Timer will not count and will stay cleared.
Figure 1. RESET Output Timing
t
GLITCH
VTH
VRVALID
VCC
t PURST
t RPD
RESE T
t PURST
t RPD
RESE T
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
5
Doc. No. MD-3003 Rev. I
CAT1163
whenever VCC falls below (power down) VTH or
until VCC reaches the reset threshold (power up)
VTH. Any attempt to access the internal EEPROM
is not recognized and an ACK will not be sent on
¯¯¯¯¯¯ is active.
the SDA line when RESET or RESET
Hardware Data Protection
The CAT1163 is designed with the following hardware
data protection features to provide a high degree of
data integrity.
(1) The CAT1163 features a WP pin. When the WP
pin is tied high the entire memory array becomes
write protected (read only).
(2) The VCC sense provides write protection when VCC
falls below the reset threshold value (VTH). The
VCC lock out inhibits writes to the serial EEPROM
Reset Threshold Voltage
The CAT1163 is offered with five reset threshold
voltage ranges. They are 4.50 ­ 4.75V, 4.25 ­ 4.50V,
3.00 ­ 3.15V, 2.85 ­ 3.00V and 2.55 ­ 2.70V.
Figure 2. Bus Timing
tHIGH
tF
tLOW
tR
tLOW
SCL
tSU:STA
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
SDA IN
tAA
tBUF
tDH
SDA OUT
Figure 3. Write Cycle Timing
SCL
SDA
8TH BIT
ACK
BYTE n
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 4. Start/Stop Timing
SDA
SCL
START BIT
Doc. No. MD-3003 Rev. I
STOP BIT
6
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
FUNCTIONAL DESCRIPTION
The CAT1163 supports the I2C Bus data transmis–
sion protocol. This Inter-Integrated Circuit Bus proto–
col defines any device that sends data to the bus to
be a transmitter and any device receiving data to be a
receiver. The transfer is controlled by the Master
device which generates the serial clock and all
START and STOP conditions for bus access. Both the
Master device and Slave device can operate as either
transmitter or receiver, but the Master device controls
which mode is activated.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must
end with a STOP condition.
Device Addressing
The Master begins a transmission by sending a
START condition. The Master sends the address of
the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are
fixed as 1010.
2
I C Bus Protocol
The next three bits (Figure 6) define memory
addressing. For the CAT1163 the three bits define
higher order bits.
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus
is not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is
high will be interpreted as a START or STOP
condition.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this
bit is set to 1, a Read operation is selected, and when
set to 0, a Write operation is selected.
After the Master sends a START condition and the
slave address byte, the CAT1163 monitors the bus
and responds with an acknowledge (on the SDA line)
when its address matches the transmitted slave
address. The CAT1163 then performs a Read or Write
operation depending on the R/W̄¯ bit.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1163 monitors the
SDA and SCL lines and will not respond until this
condition is met.
Figure 5. Acknowledge Timing
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
ACKNOWLEDGE
START
Figure 6. Slave Address Bits
CAT1163
1
0
1
0
a10
a9
a8
R/W̄¯
*a8, a9 and a10 correspond to the address of the memory array address word.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
7
Doc. No. MD-3003 Rev. I
CAT1163
receiving another acknowledge from the Slave, the
Master device transmits the data to be written into the
addressed memory location. The CAT1163 acknow–
ledges once more and the Master generates the STOP
condition. At this time, the device begins an internal
programming cycle to non-volatile memory. While the
cycle is in progress, the device will not respond to any
request from the Master device.
Acknowledge
After a successful data transfer, each receiving
device is required to generate an acknowledge. The
acknowledging device pulls down the SDA line
during the ninth clock cycle, signaling that it received
the 8 bits of data.
The CAT1163 responds with an acknowledge after
receiving a START condition and its slave address.
If the device has been selected along with a write
operation, it responds with an acknowledge after
receiving each 8-bit byte.
Page Write
The CAT1163 writes up to 16 bytes of data in a single
write cycle, using the Page Write operation. The page
write operation is initiated in the same manner as the
byte write operation, however instead of terminating
after the initial byte is transmitted, the Master is allowed
to send up to 15 additional bytes. After each byte has
been transmitted, the CAT1163 will respond with an
acknowledge and internally increment the lower order
address bits by one. The high order bits remain
unchanged.
When the CAT1163 begins a READ mode it
transmits 8 bits of data, releases the SDA line and
monitors the line for an acknowledge. Once it
receives this acknowledge, the CAT1163 will
continue to transmit data. If no acknowledge is sent
by the Master, the device terminates data transmission and waits for a STOP condition.
If the Master transmits more than 16 bytes before
sending the STOP condition, the address counter
‘wraps around,’ and previously transmitted data will be
overwritten.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/W̄¯ bit set to zero) to the Slave device.
After the Slave generates an acknowledge, the
Master sends a 8-bit address that is to be written
into the address pointers of the CAT1163. After
When all 16 bytes are received, and the STOP
condition has been sent by the Master, the internal
programming cycle begins. At this point, all received
data is written to the CAT1163 in a single write cycle.
Figure 7. Byte Write Timing
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SLAVE
ADDRESS
BYTE
ADDRESS
S
T
O
P
DATA
P
S
A
C
K
A
C
K
A
C
K
Figure 8. Page Write Timing
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SLAVE
ADDRESS
BYTE
ADDRESS (n)
DATA n+1
S
P
A
C
K
Doc. No. MD-3003 Rev. I
DATA n
S
T
DATA n+15 O
P
A
C
K
A
C
K
8
A
C
K
A
C
K
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
Acknowledge Polling
Disabling of the inputs can be used to take
advantage of the typical write cycle time. Once the
stop condition is issued to indicate the end of the
host’s write opration, the CAT1163 initiates the
internal write cycle. ACK polling can be initiated
immediately. This involves issuing the start condition
followed by the slave address for a write operation. If
the CAT1163 is still busy with the write operation, no
ACK will be returned. If a write operation has
completed, an ACK will be returned and the host can
then proceed with the next read or write operation.
READ OPERATIONS
The READ operation for the CAT1163 is initiated in the
same manner as the write operation with one exception,
that R/W̄¯ bit is set to one. Three different READ
operations are possible: Immediate/Current Address
READ, Selective/Random READ and Sequential READ.
Immediate/Current Address Read
The CAT1163’s address counter contains the address
of the last byte accessed, incremented by one. In other
words, if the last READ or WRITE access was to
address N, the READ immediately following would
access data from address N + 1. If N = E (where = 2047
for the CAT1163) then the counter will ’wrap around’ to
address 0 and continue to clock out data. After the
CAT1163 receives its slave address information (with
the R/W̄¯ bit set to one), it issues an acknowledge, then
transmits the 8-bit byte requested. The master device
does not send an acknowledge, but will generate a
STOP condition.
WRITE PROTECTION
The Write Protection feature allows the user to
protect against inadvertent memory array programming. If the WP pin is tied to VCC, the entire memory
array is protected and becomes read only. The
CAT1163 will accept both slave and byte addresses,
but the memory location accessed is protected from
programming by the device’s failure to send an
acknowledge after the first byte of data is received.
Figure 9. Immediate Address Read Timing
BUS ACTIVIT Y:
MASTER
SDA LINE
S
T
A
R
T
S
T
O
P
SLAVE
ADDRESS
P
S
A
C
K
SCL
SDA
8
N
O
A
C
K
9
8TH BI T
DATA OUT
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
DATA
NO ACK
9
STOP
Doc. No. MD-3003 Rev. I
CAT1163
Selective/Random Read
Selective/Random READ operations allow the
Master device to select at random any memory
location for a READ operation. The Master device
first performs a ‘dummy’ write operation by sending
the START condition, slave address and byte
addresses of the location it wishes to read. After the
CAT1163 acknowledges, the Master device sends
the START condition and the slave address again,
this time with the R/W̄¯ bit set to one. The CAT1163
then responds with its acknowledge and sends the
8-bit byte requested. The master device does not
send an acknowledge but will generate a STOP
condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective
READ operations. After the CAT1163 sends the
inital 8-bit byte requested, the Master will responds
with an acknowledge which tells the device it
requires more data. The CAT1163 will continue to
output an 8-bit byte for each acknowledge, thus
sending the STOP condition.
The data being transmitted from the CAT1163 is
outputted sequentially with data from address N
followed by data from address N+1. The READ
operation address counter increments all of the
CAT1163 address bits so that the entire memory
array can be read during one operation. If more than E
(where E=2047 for the CAT1163) bytes are read out,
the counter will ‘wrap around’ and continue to clock out
data bytes.
Manual Reset Operation
¯¯¯¯¯¯ pin can also be used
The CAT116x RESET or RESET
as a manual reset input.
Only the “active” edge
internally sensed. The
RESET is used as a
negative edge is sensed
reset input.
of the manual reset input is
positive edge is sensed if
manual reset input and the
¯¯¯¯¯¯ is used as a manual
if RESET
An internal counter starts a 200ms count. During this
time, the complementary reset output will be kept in the
active state. If the manual reset input is forced active for
more than 200ms, the complementary reset output will
switch back to the non active state after the 200ms
expired, regardless for how long the manual reset input
is forced active.
The embedded EEPROM is disabled as long as a reset
condition is maintained on any RESET pin. If the
¯¯¯¯¯¯ is longer than internal
external forced RESET/RESET
controlled time-out period, tPURST, the memory will not
respond with an acknowledge for any access as long as
the manual reset input is active.
Figure 10. Selective Read Timing
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
SLAVE
ADDRESS
S
T
A
R
T
BYTE
ADDRESS (n)
S
S
T
O
P
SLAVE
ADDRESS
P
S
A
C
K
A
C
K
A
C
K
DATA n
N
O
A
C
K
Figure 11. Sequential Read Timing
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA n
DATA n+1
DATA n+2
S
T
O
P
DATA n+x
SDA LINE
P
A
C
K
Doc. No. MD-3003 Rev. I
A
C
K
A
C
K
10
A
C
K
N
O
A
C
K
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
PACKAGE OUTLINE DRAWINGS
PDIP 8-Lead 300mils (L) (1)(2)
SYMBOL
MIN
NOM
A
E1
5.33
A1
0.38
A2
2.92
3.30
4.95
b
0.36
0.46
0.56
b2
1.14
1.52
1.78
c
0.20
0.25
0.36
D
9.02
9.27
10.16
E
7.62
7.87
8.25
e
PIN # 1
IDENTIFICATION
MAX
2.54 BSC
E1
6.10
eB
7.87
L
2.92
6.35
7.11
10.92
3.30
3.80
D
TOP VIEW
E
A2
A
A1
c
b2
L
e
eB
b
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
11
Doc. No. MD-3003 Rev. I
CAT1163
SOIC 8-Lead 150mils (W)
(1)(2)
SYMBOL
E1
E
MIN
MAX
A
1.35
1.75
A1
0.10
0.25
b
0.33
0.51
c
0.19
0.25
D
4.80
5.00
E
5.80
6.20
E1
3.80
4.00
e
PIN # 1
IDENTIFICATION
NOM
1.27 BSC
h
0.25
0.50
L
0.40
1.27
θ
0º
8º
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
Doc. No. MD-3003 Rev. I
12
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT1163
EXAMPLE OF ORDERING INFORMATION (1)
Prefix
Device # Suffix
CAT
1163
W
Optional
Company ID
I
-30
–
G
Tape & Reel
T: Tape & Reel
3: 3,000/Reel
Temperature Range
I = Industrial (-40ºC to 85ºC)
Product
Number
1163: 16K
Package
L: PDIP
W: SOIC
T3
Reset Threshold Voltage
-45: 4.50V to 4.75V
-42: 4.25V to 4.50V
-30: 3.00V to 3.15V
-28: 2.85V to 3.00V
-25: 2.55V to 2.70V
Lead Finish
Blank: Matte-Tin
G: NiPdAu
ORDERING INFORMATION
Orderable Part Number
Reset Threshold Voltage
CAT1163LI-25-G
25
CAT1163LI-28-G
28
CAT1163LI-30-G
30
CAT1163LI-42-G
42
CAT1163LI-45-G
45
CAT1163WI-25-GT3
25
CAT1163WI-28-GT3
28
CAT1163WI-30-GT3
30
CAT1163WI-42-GT3
42
CAT1163WI-45-GT3
45
Package-Pins
Lead Finish
PDIP-8
NiPdAu
SOIC-8
Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2) The standard lead finish is NiPdAu.
(3) The device used in the above example is a CAT1163WI-30-GT3 (SOIC, Industrial Temperature, 3V to 3.15V, NiPdAu, Tape & Reel,
3,000/Reel).
(4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
13
Doc. No. MD-3003 Rev. I
CAT1163
REVISION HISTORY
Date
Rev.
02/17/05
D
02/02/07
E
11/28/07
F
Reason
Add Green Logo
Add Package Outline
Update Ordering Information
Update Example of Ordering Information
Update Package Outline
10-Nov-08
G
Update Package Outline Drawings
Update Example of Ordering Information
Add “MD-“ to document number
Change logo and fine print to ON Semiconductor
04-May-09
H
Update Watchdog Timer
31-Jul-09
I
Update Ordering Information
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to
any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer
purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated
with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: [email protected]
Doc. No. MD-3003 Rev. I
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center:
Phone: 81-3-5773-3850
14
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
Similar pages