TI LMR10515YMFX Lmr10515 simple switcher 5.5vin, 1.5a step-down voltage regulator in sot-23 and wson Datasheet

LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
LMR10515 SIMPLE SWITCHER® 5.5Vin, 1.5A Step-Down Voltage Regulator
in SOT-23 and WSON
Check for Samples: LMR10515
FEATURES
PERFORMANCE BENEFITS
•
•
•
•
•
•
1
23
•
•
•
•
•
•
•
Input Voltage Range of 3V to 5.5V
Output Voltage Range of 0.6V to 4.5V
Output Current up to 1.5A
1.6MHz (LMR10515X) and 3 MHz (LMR10515Y)
Switching Frequencies
Low Shutdown Iq, 30 nA Typical
Internal Soft-Start
Internally Compensated
Current-Mode PWM Operation
Thermal Shutdown
SOT-23 (2.92 x 2.84 x 1 mm) and WSON
(3 x 3 x 0.8 mm) Packaging
Fully Enabled for WEBENCH® Power Designer
APPLICATIONS
•
•
•
•
•
•
Point-of-Load Conversions from 3.3V, and 5V
Rails
Space Constrained Applications
Battery Powered Equipment
Industrial Distributed Power Applications
Power Meters
Portable Hand-Held Instruments
Extremely easy to use
Tiny overall solution reduces system cost
DESCRIPTION
The LMR10515 regulator is a monolithic, high
frequency, PWM step-down DC/DC converter in a 5
pin SOT-23 and a 6 Pin WSON package. It provides
all the active functions to provide local DC/DC
conversion with fast transient response and accurate
regulation in the smallest possible PCB area. With a
minimum of external components, the LMR10515 is
easy to use. The ability to drive 1.5A loads with an
internal 130 mΩ PMOS switch results in the best
power density available. The world-class control
circuitry allows on-times as low as 30ns, thus
supporting exceptionally high frequency conversion
over the entire 3V to 5.5V input operating range down
to the minimum output voltage of 0.6V. The
LMR10515 is internally compensated, so it is simple
to use and requires few external components.
Switching frequency is internally set to 1.6 MHz, or
3.0 MHz, allowing the use of extremely small surface
mount inductors and chip capacitors. Even though the
operating frequency is high, efficiencies up to 93%
are easy to achieve. External shutdown is included,
featuring an ultra-low stand-by current of 30 nA. The
LMR10515 utilizes current-mode control and internal
compensation to provide high-performance regulation
over a wide range of operating conditions. Additional
features include internal soft-start circuitry to reduce
inrush current, pulse-by-pulse current limit, thermal
shutdown, and output over-voltage protection.
1
2
3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2013, Texas Instruments Incorporated
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
System Performance
Efficiency vs Load Current - "Y" VIN = 5V
100
100
90
90
EFFICIENCY (%)
EFFICIENCY (%)
Efficiency vs Load Current - "X" VIN = 5V
80
70
60
50
70
60
50
1.8Vout
3.3Vout
40
0.00
80
0.25 0.50 0.75 1.00 1.25
LOAD CURRENT (A)
1.8Vout
3.3Vout
40
1.50
0.00
0.25 0.50 0.75 1.00 1.25
LOAD CURRENT (A)
1.50
Typical Application
FB
EN
LMR10515
R3
GND
L1
VIN
VOUT
SW
VIN
R1
C1
D1
C2
C3
R2
Connection Diagram
FB
1
GND
2
SW
3
EN
6 EN
DAP
3
FB
2 GND
5 VINA
4 VIND
VIN
Figure 1. 6-Pin WSON
See Package Number NGG0006A
2
4
5
1
SW
Figure 2. 5-Pin SOT-23
See Package Number DBV (R-PDSO-G5)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
PIN DESCRIPTIONS 5-Pin SOT-23
Pin
Name
Function
1
SW
2
GND
Switch node. Connect to the inductor and catch diode.
3
FB
Feedback pin. Connect to external resistor divider to set output voltage.
4
EN
Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN
+ 0.3V.
5
VIN
Input supply voltage.
Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible
to this pin.
PIN DESCRIPTIONS 6-Pin WSON
Pin
Name
1
FB
2
GND
Function
Feedback pin. Connect to external resistor divider to set output voltage.
Signal and power ground pin. Place the bottom resistor of the feedback network as close as
possible to this pin.
3
SW
4
VIND
Switch node. Connect to the inductor and catch diode.
Power Input supply.
5
VINA
Control circuitry supply voltage. Connect VINA to VIND on PC board.
6
EN
DAP
Die Attach Pad
Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than
VINA + 0.3V.
Connect to system ground for low thermal impedance, but it cannot be used as a primary GND
connection.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1) (2)
VIN
-0.5V to 7V
FB Voltage
-0.5V to 3V
EN Voltage
-0.5V to 7V
SW Voltage
-0.5V to 7V
ESD Susceptibility
2kV
Junction Temperature (3)
150°C
−65°C to +150°C
Storage Temperature
Soldering Information
For soldering specifications: http://www.ti.com/lit/SNOA549C
(1)
(2)
(3)
Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Range indicates conditions for
which the device is intended to be functional, but does not ensure specfic performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications
Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.
Operating Ratings
VIN
3V to 5.5V
−40°C to +125°C
Junction Temperature
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
3
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
Electrical Characteristics (1) (2)
VIN = 5V unless otherwise indicated under the Conditions column. Limits in standard type are for TJ = 25°C only; limits in
boldface type apply over the junction temperature (TJ) range of -40°C to +125°C. Minimum and Maximum limits are ensured
through test, design, or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are
provided for reference purposes only.
Symbol
VFB
ΔVFB/VIN
IB
UVLO
Parameter
Conditions
Feedback Voltage
Feedback Voltage Line Regulation
Min
Typ
Max
0.588
0.600
0.612
VIN = 3V to 5V
0.02
Feedback Input Bias Current
Undervoltage Lockout
VIN Rising
VIN Falling
1.85
UVLO Hysteresis
FSW
Switching Frequency
DMAX
Maximum Duty Cycle
DMIN
Minimum Duty Cycle
RDS(ON)
ICL
VEN_TH
(2)
(3)
4
Switch Current Limit
100
nA
2.73
2.90
V
2.3
0.43
1.2
1.6
1.95
LMR10515-Y
2.25
3.0
3.75
LMR10515-X
86
94
LMR10515-Y
82
90
LMR10515-X
5
LMR10515-Y
7
WSON Package
150
SOT-23 Package
130
1.8
Switch Leakage
Enable Pin Current
Quiescent Current (switching)
%
195
2.5
100
100
LMR10515X VFB = 0.55
3.3
5
6.5
4.3
All Options VEN = 0V
30
θJA
Junction to Ambient
0 LFPM Air Flow (3)
WSON Package
80
SOT-23 Package
118
θJC
Junction to Case
WSON Package
18
SOT-23 Package
80
TSD
Thermal Shutdown Temperature
165
V
nA
Sink/Source
LMR10515Y VFB = 0.55
mΩ
A
1.8
Quiescent Current (shutdown)
MHz
%
0.4
Enable Threshold Voltage
IEN
V
LMR10515-X
VIN = 3.3V
V
%/V
0.1
Shutdown Threshold Voltage
ISW
IQ
(1)
Switch On Resistance
Units
nA
mA
nA
°C/W
°C/W
°C
Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation
using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).
Typical numbers are at 25°C and represent the most likely parametric norm.
Applies for packages soldered directly onto a 3” x 3” PC board with 2oz. copper on 4 layers in still air.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
Typical Performance Characteristics
Unless stated otherwise, all curves taken at VIN = 5.0V with configuration in typical application circuit shown in Figure 22. TJ
= 25°C, unless otherwise specified.
η vs Load "Y" Vin = 5V, Vo = 3.3V & 1.8V
100
100
90
90
EFFICIENCY (%)
EFFICIENCY (%)
η vs Load "X" Vin = 5V, Vo = 1.8V & 3.3V
80
70
60
50
80
70
60
50
1.8Vout
3.3Vout
40
0.00
1.8Vout
3.3Vout
40
0.25 0.50 0.75 1.00 1.25
LOAD CURRENT (A)
1.50
0.00
0.25 0.50 0.75 1.00 1.25
LOAD CURRENT (A)
Figure 3.
1.50
Figure 4.
Load Regulation
Vin = 3.3V, Vo = 1.8V (All Options)
η vs Load "X,and Y" Vin = 3.3V, Vo = 1.8V
1.804
100
1.803
90
OUTPUT (V)
EFFICIENCY (%)
1.802
80
70
60
1.801
1.800
1.799
1.798
50
1.797
LMR10515X
LMR10515Y
40
1.796
0.00
0.25 0.50 0.75 1.00 1.25
LOAD CURRENT (A)
0
1.50
0.25
0.75
1
1.25
1.5
LOAD (A)
Figure 5.
Figure 6.
Load Regulation
Vin = 5V, Vo = 1.8V (All Options)
Load Regulation
Vin = 5V, Vo = 3.3V (All Options)
1.806
3.302
1.804
3.301
1.802
OUTPUT (V)
OUTPUT (V)
0.5
1.800
1.798
3.300
3.299
3.298
1.796
1.794
0
0.25
0.5
0.75
1
1.25
1.5
3.297
0
0.25
0.5
0.75
LOAD (A)
LOAD (A)
Figure 7.
Figure 8.
1
1.25
1.5
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
5
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless stated otherwise, all curves taken at VIN = 5.0V with configuration in typical application circuit shown in Figure 22. TJ
= 25°C, unless otherwise specified.
Oscillator Frequency vs Temperature - "X"
Oscillator Frequency vs Temperature - "Y"
3.45
OSCILLATOR FREQUENCY (MHz)
OSCILLATOR FREQUENCY (MHz)
1.81
1.76
1.71
1.66
1.61
1.56
1.51
1.46
1.41
1.36
-45 -40
-10
20
50
3.35
3.25
3.15
3.05
2.95
2.85
2.75
2.65
2.55
-45 -40
80 110 125 130
TEMPERATURE (ºC)
-10
20
50
80 110 125 130
TEMPERATURE (ºC)
Figure 9.
Figure 10.
Current Limit vs Temperature Vin = 3.3V
RDSON vs Temperature (WSON Package)
2900
CURRENT LIMIT (mA)
2800
2700
2600
250
0
2400
2300
2200
210
0
-45 -40 -10
20
50
80
110 125 130
TEMPERATURE (°C)
Figure 11.
Figure 12.
RDSON vs Temperature (SOT-23 Package)
LMR10515X IQ (Quiescent Current)
3.6
3.5
IQ (mA)
3.4
3.3
3.2
3.1
3.0
-45
-40 -10
20
50
80
110 125 130
TEMPERATURE (ºC)
Figure 13.
6
Figure 14.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
Typical Performance Characteristics (continued)
Unless stated otherwise, all curves taken at VIN = 5.0V with configuration in typical application circuit shown in Figure 22. TJ
= 25°C, unless otherwise specified.
Line Regulation
Vo = 1.8V, Io = 500mA
LMR10515Y IQ (Quiescent Current)
4.6
4.5
IQ (mA)
4.4
4.3
4.2
4.1
4.0
-45
-40 -10
20
50
80
110 125 130
TEMPERATURE (ºC)
Figure 15.
Figure 16.
VFB vs Temperature
Gain vs Frequency
(Vin = 5V, Vo = 1.2V @ 1A)
FEEBACK VOLTAGE (V)
0.610
0.605
0.600
0.595
0.590
-45 -40 -10
20
50
80
110 125 130
TEMPERATURE (ºC)
Figure 17.
Figure 18.
Phase Plot vs Frequency
(Vin = 5V, Vo = 1.2V @ 1A)
Figure 19.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
7
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
Simplified Block Diagram
EN
VIN
+
ENABLE and UVLO
ThermalSHDN
I SENSE
-
+
-
I LIMIT
-
1 .15 x VREF
+
OVPSHDN
Ramp Artificial
Control Logic
cv
I SENSE
R
R
Q
+
FB
S
1.6 MHz
PFET
-
+
DRIVER
Internal - Comp
SW
VREF = 0.6V
SOFT - START
Internal - LDO
GND
Figure 20.
8
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
APPLICATIONS INFORMATION
THEORY OF OPERATION
The following operating description of the LMR10515 will refer to the Simplified Block Diagram Figure 20 and to
the waveforms in Figure 21. The LMR10515 supplies a regulated output voltage by switching the internal PMOS
control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the
reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the
internal PMOS control switch. During this on-time, the SW pin voltage (VSW) swings up to approximately VIN, and
the inductor current (IL) increases with a linear slope. IL is measured by the current sense amplifier, which
generates an output proportional to the switch current. The sense signal is summed with the regulator’s
corrective ramp and compared to the error amplifier’s output, which is proportional to the difference between the
feedback voltage and VREF. When the PWM comparator output goes high, the output switch turns off until the
next switching cycle begins. During the switch off-time, inductor current discharges through the Schottky catch
diode, which forces the SW pin to swing below ground by the forward voltage (VD) of the Schottky catch diode.
The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.
VSW
D = TON/TSW
VIN
SW
Voltage
TOFF
TON
0
VD
IL
t
TSW
IPK
Inductor
Current
0
t
Figure 21. Typical Waveforms
SOFT-START
This function forces VOUT to increase at a controlled rate during start up. During soft-start, the error amplifier’s
reference voltage ramps from 0V to its nominal value of 0.6V in approximately 600 µs. This forces the regulator
output to ramp up in a controlled fashion, which helps reduce inrush current.
OUTPUT OVERVOLTAGE PROTECTION
The over-voltage comparator compares the FB pin voltage to a voltage that is 15% higher than the internal
reference VREF. Once the FB pin voltage goes 15% above the internal reference, the internal PMOS control
switch is turned off, which allows the output voltage to decrease toward regulation.
UNDERVOLTAGE LOCKOUT
Under-voltage lockout (UVLO) prevents the LMR10515 from operating until the input voltage exceeds 2.73V
(typ). The UVLO threshold has approximately 430 mV of hysteresis, so the part will operate until VIN drops below
2.3V (typ). Hysteresis prevents the part from turning off during power up if VIN is non-monotonic.
CURRENT LIMIT
The LMR10515 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a
current limit comparator detects if the output switch current exceeds 2.5A (typ), and turns off the switch until the
next switching cycle begins.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
9
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
THERMAL SHUTDOWN
Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature
exceeds 165°C. After thermal shutdown occurs, the output switch doesn’t turn on until the junction temperature
drops to approximately 150°C.
EN
R3
VIN
3.3 PH
(³;´ YHUVLRQ)
U1
6
4, 5
2
EN
SW
1.0 PH
VINA/VIND
GND
VOUT
L1
3
FB
1.8V
R1
1
20k
C3
22 PF
C1
2.2 PF
C2
D1
R2
10k
2.2 PF
C4
22 PF
GND
Chf
22 nF
(opt.)
GND
Figure 22. Typical Application Schematic
Design Guide
INDUCTOR SELECTION
The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (VO) to input voltage (VIN):
D=
VOUT
VIN
The catch diode (D1) forward voltage drop and the voltage drop across the internal PMOS must be included to
calculate a more accurate duty cycle. Calculate D by using the following formula:
D=
VOUT + VD
VIN + VD - VSW
VSW can be approximated by:
VSW = IOUT x RDSON
The diode forward drop (VD) can range from 0.3V to 0.7V depending on the quality of the diode. The lower the
VD, the higher the operating efficiency of the converter. The inductor value determines the output ripple current.
Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the
inductor value will decrease the output ripple current.
One must ensure that the minimum current limit (1.8A) is not exceeded, so the peak current in the inductor must
be calculated. The peak current (ILPK) in the inductor is calculated by:
ILPK = IOUT + ΔiL
'i L
I OUT
VIN - VOUT
VOUT
L
L
DTS
TS
t
Figure 23. Inductor Current
VIN - VOUT
L
=
2'iL
DTS
In general,
10
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
ΔiL = 0.1 x (IOUT) → 0.2 x (IOUT)
If ΔiL = 20% of 1.50A, the peak current in the inductor will be 1.8A. The minimum specified current limit over all
operating conditions is 1.8A. One can either reduce ΔiL, or make the engineering judgment that zero margin will
be safe enough. The typical current limit is 2.5A.
The LMR10515 operates at frequencies allowing the use of ceramic output capacitors without compromising
transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple.
See the OUTPUT CAPACITOR section for more details on calculating output voltage ripple. Now that the ripple
current is determined, the inductance is calculated by:
L=
DTS
x (VIN - VOUT)
2'iL
where
TS =
•
1
fS
When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating.
Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating
correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be
specified for the required maximum output current. For example, if the designed maximum output current is 1.0A
and the peak current is 1.25A, then the inductor should be specified with a saturation current limit of > 1.25A.
There is no need to specify the saturation or peak current of the inductor at the 2.5A typical switch current limit.
The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR10515, ferrite
based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferritebased inductors is huge. Lastly, inductors with lower series resistance (RDCR) will provide better operating
efficiency. For recommended inductors see Example Circuits.
INPUT CAPACITOR
An input capacitor is necessary to ensure that VIN does not drop excessively during switching transients. The
primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent
Series Inductance). The recommended input capacitance is 22 µF.The input voltage rating is specifically stated
by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any
significant change in capacitance at the operating input voltage and the operating temperature. The input
capacitor maximum RMS input current rating (IRMS-IN) must be greater than:
IRMS_IN D IOUT2 (1-D) +
'i2
3
Neglecting inductor ripple simplifies the above equation to:
IRMS_IN = IOUT x D(1 - D)
It can be shown from the above equation that maximum RMS capacitor current occurs when D = 0.5. Always
calculate the RMS at the point where the duty cycle D is closest to 0.5. The ESL of an input capacitor is usually
determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL
and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR10515,
leaded capacitors may have an ESL so large that the resulting impedance (2πfL) will be higher than that required
to provide stable operation. As a result, surface mount capacitors are strongly recommended.
Sanyo POSCAP, Tantalum or Niobium, Panasonic SP, and multilayer ceramic capacitors (MLCC) are all good
choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R
or X5R type capacitors due to their tolerance and temperature characteristics. Consult capacitor manufacturer
datasheets to see how rated capacitance varies over operating conditions.
OUTPUT CAPACITOR
The output capacitor is selected based upon the desired output ripple and transient response. The initial current
of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:
'VOUT = 'IL RESR +
1
8 x FSW x COUT
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
11
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the
output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the
availability and quality of MLCCs and the expected output voltage of designs using the LMR10515, there is really
no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to
bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic
capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not.
Since the output capacitor is one of the two external components that control the stability of the regulator control
loop, most applications will require a minimum of 22 µF of output capacitance. Capacitance often, but not always,
can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended
multilayer ceramic capacitors are X7R or X5R types.
CATCH DIODE
The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching
times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:
ID1 = IOUT x (1-D)
The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin.
To improve efficiency, choose a Schottky diode with a low forward voltage drop.
OUTPUT VOLTAGE
The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and
R1 is connected between VO and the FB pin. A good value for R2 is 10k. When designing a unity gain converter
(Vo = 0.6V), R1 should be between 0Ω and 100Ω, and R2 should be equal or greater than 10kΩ.
R1 =
VOUT
VREF
- 1 x R2
VREF = 0.60V
PCB LAYOUT CONSIDERATIONS
When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The
most important consideration is the close coupling of the GND connections of the input capacitor and the catch
diode D1. These ground ends should be close to one another and be connected to the GND plane with at least
two through-holes. Place these components as close to the IC as possible. Next in importance is the location of
the GND connection of the output capacitor, which should be near the GND connections of CIN and D1. There
should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node
island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise
pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with
the GND of R1 placed as close as possible to the GND of the IC. The VOUT trace to R2 should be routed away
from the inductor and any other traces that are switching. High AC currents flow through the VIN, SW and VOUT
traces, so they should be as short and wide as possible. However, making the traces wide increases radiated
noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded
inductor. The remaining components should also be placed as close as possible to the IC. Please see
Application Note AN-1229 for further considerations and the LMR10515 demo board as an example of a good
layout.
Calculating Efficiency, and Junction Temperature
The complete LMR10515 DC/DC converter efficiency can be calculated in the following manner.
K=
POUT
PIN
Or
K=
POUT
POUT + PLOSS
Calculations for determining the most significant power losses are shown below. Other losses totaling less than
2% are not discussed.
12
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
Power loss (PLOSS) is the sum of two basic types of losses in the converter: switching and conduction.
Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and
dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):
D=
VOUT + VD
VIN + VD - VSW
VSW is the voltage drop across the internal PFET when it is on, and is equal to:
VSW = IOUT x RDSON
VD is the forward voltage drop across the Schottky catch diode. It can be obtained from the diode manufactures
Electrical Characteristics section. If the voltage drop across the inductor (VDCR) is accounted for, the equation
becomes:
D=
VOUT + VD + VDCR
VIN + VD + VDCR - VSW
The conduction losses in the free-wheeling Schottky diode are calculated as follows:
PDIODE = VD x IOUT x (1-D)
Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky
diode that has a low forward voltage drop.
Another significant external power loss is the conduction loss in the output inductor. The equation can be
simplified to:
PIND = IOUT2 x RDCR
The LMR10515 conduction loss is mainly associated with the internal PFET:
PCOND = (IOUT2 x D) 1 +
'iL
1
x
3
IOUT
2
RDSON
If the inductor ripple current is fairly small, the conduction losses can be simplified to:
PCOND = IOUT2 x RDSON x D
Switching losses are also associated with the internal PFET. They occur during the switch on and off transition
periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss
is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.
Switching Power Loss is calculated as follows:
PSWR = 1/2(VIN x IOUT x FSW x TRISE)
PSWF = 1/2(VIN x IOUT x FSW x TFALL)
PSW = PSWR + PSWF
Another loss is the power required for operation of the internal circuitry:
PQ = IQ x VIN
IQ is the quiescent operating current, and is typically around 3.3 mA for the 1.6 MHz frequency option.
Typical Application power losses are:
Table 1. Power Loss Tabulation
VIN
5.0V
VOUT
3.3V
IOUT
1.25A
VD
0.45V
POUT
4.125W
PDIODE
188mW
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
13
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
Table 1. Power Loss Tabulation (continued)
FSW
1.6MHz
IQ
3.3mA
PQ
16.5mW
20mW
TRISE
4nS
PSWR
TFALL
4nS
PSWF
20mW
RDS(ON)
150mΩ
PCOND
156mW
INDDCR
70mΩ
PIND
110mW
D
0.667
PLOSS
511mW
η
88%
PINTERNAL
213mW
ΣPCOND + PSW + PDIODE + PIND + PQ = PLOSS
ΣPCOND + PSWF + PSWR + PQ = PINTERNAL
PINTERNAL = 213 mW
Thermal Definitions
TJ = Chip junction temperature
TA = Ambient temperature
RθJC = Thermal resistance from chip junction to device case
RθJA = Thermal resistance from chip junction to ambient air
Heat in the LMR10515 due to internal power dissipation is removed through conduction and/or convection.
Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the
transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).
Heat Transfer goes as:
Silicon → package → lead frame → PCB
Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural
convection occurs when air currents rise from the hot device to cooler air.
Thermal impedance is defined as:
RT =
'T
Power
Thermal impedance from the silicon junction to the ambient air is defined as:
RTJA =
TJ - TA
Power
The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can
greatly effect RθJA. The type and number of thermal vias can also make a large difference in the thermal
impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to
the ground plane. Four to six thermal vias should be placed under the exposed pad to the ground plane if the
WSON package is used.
Thermal impedance also depends on the thermal properties of the application operating conditions (Vin, Vo, Io
etc), and the surrounding circuitry.
Silicon Junction Temperature Determination Method 1:
To accurately measure the silicon temperature for a given application, two methods can be used. The first
method requires the user to know the thermal impedance of the silicon junction to case temperature.
RθJC is approximately 18°C/Watt for the 6-pin WSON package with the exposed pad. Knowing the internal
dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically
measured on the bench we have:
RTJC =
14
TJ - TC
Power
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
where TC is the temperature of the exposed pad and can be measured on the bottom side of the PCB.
Therefore:
Tj = (RθJC x PLOSS) + TC
From the previous example:
Tj = (RθJC x PINTERNAL) + TC
Tj = 18°C/W x 0.213W + TC
The second method can give a very accurate silicon junction temperature.
The first step is to determine RθJA of the application. The LMR10515 has over-temperature protection circuitry.
When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a
hysteresis of about 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will
start to switch again. Knowing this, the RθJA for any application can be characterized during the early stages of
the design one may calculate the RθJA by placing the PCB circuit into a thermal chamber. Raise the ambient
temperature in the given working application until the circuit enters thermal shutdown. If the SW-pin is monitored,
it will be obvious when the internal PFET stops switching, indicating a junction temperature of 165°C. Knowing
the internal power dissipation from the above methods, the junction temperature, and the ambient temperature
RθJA can be determined.
RTJA =
165° - Ta
PINTERNAL
Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be
found.
An example of calculating RθJA for an application using the LMR10515 is shown below.
A sample PCB is placed in an oven with no forced airflow. The ambient temperature was raised to 140°C, and at
that temperature, the device went into thermal shutdown.
From the previous example:
PINTERNAL = 213 mW
RTJA =
165°C - 140°C
= 117°C/W
213 mW
Since the junction temperature must be kept below 125°C, then the maximum ambient temperature can be
calculated as:
Tj - (RθJA x PLOSS) = TA
125°C - (117°C/W x 213 mW) = 100°C
WSON Package
Internal WSON Connection
For certain high power applications, the PCB land may be modified to a "dog bone" shape (see Figure 24). By
increasing the size of ground plane, and adding thermal vias, the RθJA for the application can be reduced.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
15
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
FB
1
GND
2
6 EN
GND
5 VINA
PLANE
SW 3
4 VIND
Figure 24. 6-Lead WSON PCB Dog Bone Layout
LMR10515X Design Example 1
FB
EN
R3
LMR10515
100k
GND
L1
VIN
SW
VIN = 5V
C1
3.3 PH
2.2A
22 PF
10V
VO = 1.2V @ 1.5A
R1
15k
D1
1.5A
20V
R2
15k
C2
2 x 22 PF
6.3V
Figure 25. LMR10515X (1.6MHz): Vin = 5V, Vo = 1.2V @ 1.5A
LMR10515X Design Example 2
FB
EN
R3
LMR10515
100k
VIN
GND
L1
SW
VIN = 5V
C1
2.7 PH
2.3A
22 PF
10V
D1
1.5A
20V
VO = 3.3V @ 1.5A
R1
45.3k
R2
10k
C2
2 x 22 PF
6.3V
Figure 26. LMR10515X (1.6MHz): Vin = 5V, Vo = 3.3V @ 1.5A
16
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
LMR10515
www.ti.com
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
LMR10515Y Design Example 3
FB
EN
LMR10515
100k
R3
GND
L1
VO = 3.3V @ 1.5A
SW
VIN
VIN = 5V
1.6 PH
2.0A
22 PF
10V
C1
D1
1.5A
20V
R1
45.3k
R2
10k
C2
2 x 22 PF
6.3V
Figure 27. LMR10515Y (3MHz): Vin = 5V, Vo = 3.3V @ 1.5A
LMR10515Y Design Example 4
FB
EN
R3
LMR10515
100k
VIN
GND
L1
SW
VIN = 5V
C1
1.6 PH
2.0A
22 PF
10V
D1
1.5A
20V
VO = 1.2V @ 1.5A
R1
10k
R2
10k
C2
2 x 22 PF
6.3V
Figure 28. LMR10515Y (3MHz): Vin = 5V, Vo = 1.2V @ 1.5A
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
17
LMR10515
SNVS728C – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C
•
18
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 17
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR10515
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
LMR10515XMF/NOPB
ACTIVE
SOT-23
DBV
5
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SH6B
LMR10515XMFE/NOPB
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SH6B
LMR10515XMFX/NOPB
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SH6B
LMR10515XSD/NOPB
ACTIVE
WSON
NGG
6
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L265B
LMR10515XSDE/NOPB
ACTIVE
WSON
NGG
6
250
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L265B
LMR10515XSDX/NOPB
ACTIVE
WSON
NGG
6
4500
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L265B
LMR10515YMF/NOPB
ACTIVE
SOT-23
DBV
5
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SJ1B
LMR10515YMFE/NOPB
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SJ1B
LMR10515YMFX/NOPB
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
SJ1B
LMR10515YSD/NOPB
ACTIVE
WSON
NGG
6
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L269B
LMR10515YSDE/NOPB
ACTIVE
WSON
NGG
6
250
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L269B
LMR10515YSDX/NOPB
ACTIVE
WSON
NGG
6
4500
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 125
L269B
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
LMR10515XMF/NOPB
SOT-23
DBV
5
1000
178.0
8.4
LMR10515XMFE/NOPB
SOT-23
DBV
5
250
178.0
LMR10515XMFX/NOPB
SOT-23
DBV
5
3000
178.0
LMR10515XSD/NOPB
WSON
NGG
6
1000
LMR10515XSDE/NOPB
WSON
NGG
6
LMR10515XSDX/NOPB
WSON
NGG
LMR10515YMF/NOPB
SOT-23
DBV
LMR10515YMFE/NOPB
SOT-23
LMR10515YMFX/NOPB
LMR10515YSD/NOPB
3.2
3.2
1.4
4.0
8.0
Q3
8.4
3.2
3.2
1.4
4.0
8.0
Q3
8.4
3.2
3.2
1.4
4.0
8.0
Q3
178.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
250
178.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
6
4500
330.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
5
1000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
DBV
5
250
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
SOT-23
DBV
5
3000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
WSON
NGG
6
1000
178.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
LMR10515YSDE/NOPB
WSON
NGG
6
250
178.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
LMR10515YSDX/NOPB
WSON
NGG
6
4500
330.0
12.4
3.3
3.3
1.0
8.0
12.0
Q1
Pack Materials-Page 1
W
Pin1
(mm) Quadrant
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LMR10515XMF/NOPB
SOT-23
DBV
5
1000
210.0
185.0
35.0
LMR10515XMFE/NOPB
SOT-23
DBV
5
250
210.0
185.0
35.0
LMR10515XMFX/NOPB
SOT-23
DBV
5
3000
210.0
185.0
35.0
LMR10515XSD/NOPB
WSON
NGG
6
1000
213.0
191.0
55.0
LMR10515XSDE/NOPB
WSON
NGG
6
250
213.0
191.0
55.0
LMR10515XSDX/NOPB
WSON
NGG
6
4500
367.0
367.0
35.0
LMR10515YMF/NOPB
SOT-23
DBV
5
1000
210.0
185.0
35.0
LMR10515YMFE/NOPB
SOT-23
DBV
5
250
210.0
185.0
35.0
LMR10515YMFX/NOPB
SOT-23
DBV
5
3000
210.0
185.0
35.0
LMR10515YSD/NOPB
WSON
NGG
6
1000
213.0
191.0
55.0
LMR10515YSDE/NOPB
WSON
NGG
6
250
213.0
191.0
55.0
LMR10515YSDX/NOPB
WSON
NGG
6
4500
367.0
367.0
35.0
Pack Materials-Page 2
MECHANICAL DATA
NGG0006A
SDE06A (Rev A)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
Similar pages