TI1 LP2985-25DBVTG4 150-ma low-noise low-dropout regulator with shutdown Datasheet

Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
LP2985 150-mA Low-noise Low-dropout Regulator With Shutdown
1 Features
3 Description
•
The LP2985 family of fixed-output, low-dropout
regulators
offers
exceptional,
cost-effective
performance for both portable and nonportable
applications. Available in voltages of 1.8 V, 2.5 V, 2.8
V, 2.9 V, 3 V, 3.1 V, 3.3 V, 5 V, and 10 V, the family
has an output tolerance of 1% for the A version (1.5%
for the non-A version) and is capable of delivering
150-mA continuous load current. Standard regulator
features, such as overcurrent and overtemperature
protection, are included.
•
•
•
•
•
•
•
•
•
Output Tolerance of
– 1% (A Grade)
– 1.5% (Standard Grade)
Ultra-Low Dropout, Typically
– 280 mV at Full Load of 150 mA
– 7 mV at 1 mA
Wide VIN Range: 16 V Max
Low IQ: 850 μA at Full Load at 150 mA
Shutdown Current: 0.01 μA Typ
Low Noise: 30 μVRMS With 10-nF Bypass
Capacitor
Stable With Low-ESR Capacitors, Including
Ceramic
Overcurrent and Thermal Protection
High Peak-Current Capability
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
2 Applications
•
•
•
•
Portable Devices
Digital Cameras and Camcorders
CD Players
MP3 Players
Device Information(1)
PART NUMBER
LP2985
PACKAGE
SOT-23 (5)
BODY SIZE (NOM)
2.90 mm x 1.60 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Dropout Voltage vs Temperature
0.45
0.4
150 mA
VO = 3.3 V
Cbyp = 10 nF
0.35
Dropout − (V)
1
0.3
0.25
0.2
50 mA
0.15
0.1
10 mA
0.05
1 mA
0
−50
−25
0
25
50
75
Temperature − (°C)
100
125
150
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1 Absolute Maximum Ratings .....................................
6.2 ESD Ratings..............................................................
6.3 Recommended Operating Conditions......................
6.4 Thermal Information ..................................................
6.5 Electrical Characteristics..........................................
6.6 Typical Characteristics ..............................................
4
4
4
4
5
7
Detailed Description ............................................ 11
7.1 Overview ................................................................. 11
7.2 Functional Block Diagram ....................................... 11
7.3 Feature Description................................................. 11
7.4 Device Functional Modes........................................ 11
8
Application and Implementation ........................ 12
8.1 Application Information............................................ 12
9 Power Supply Recommendations...................... 16
10 Layout................................................................... 17
10.1 Layout Guidelines ................................................. 17
10.2 Layout Example .................................................... 17
11 Device and Documentation Support ................. 17
11.1 Trademarks ........................................................... 17
11.2 Electrostatic Discharge Caution ............................ 17
11.3 Glossary ................................................................ 17
12 Mechanical, Packaging, and Orderable
Information ........................................................... 17
4 Revision History
Changes from Revision N (June 2011) to Revision O
Page
•
Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply
Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
Packaging, and Orderable Information section. ..................................................................................................................... 1
•
Deleted Ordering Information table. ....................................................................................................................................... 1
2
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
5 Pin Configuration and Functions
DBV (SOT-23) PACKAGE
(TOP VIEW)
VIN
GND
ON/OFF
1
5
VOUT
4
BYPASS
2
3
Pin Functions
PIN
NAME
NO.
TYPE
DESCRIPTION
BYPASS
4
I/O
Attach a 10-nF capacitor to improve low-noise performance.
GND
2
—
Ground
ON/OFF
3
I
Active-low shutdown pin. Tie to VIN if unused.
VIN
1
I
Supply input
VOUT
5
O
Voltage output
Copyright © 2004–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
6 Specifications
6.1
Absolute Maximum Ratings
over virtual junction temperature range (unless otherwise noted) (1)
MIN
MAX
VIN
Continuous input voltage range (2)
–0.3
16
V
VON/ OFF
ON/OFF input voltage range
–0.3
16
V
Output voltage range (3)
–0.3
9
V
Internally limited
(short-circuit protected)
Output current (4)
IO
(4) (5)
θJA
Package thermal impedance
TJ
Operating virtual junction temperature
Tstg
Storage temperature range
(1)
(2)
(3)
(4)
(5)
–65
UNIT
—
206
°C/W
150
°C
150
°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The PNP pass transistor has a parasitic diode connected between the input and output. This diode normally is reverse biased
(VIN > VOUT), but will be forward biased if the output voltage exceeds the input voltage by a diode drop (see Application Information for
more details).
If load is returned to a negative power supply in a dual-supply system, the output must be diode clamped to GND.
Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
The package thermal impedance is calculated in accordance with JESD 51-7.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
2000
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
1000
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3
Recommended Operating Conditions
MIN
VIN
Supply input voltage
VON/ OFF
ON/OFF input voltage
IOUT
Output current
TJ
Virtual junction temperature
(1)
UNIT
2.2
MAX
UNIT
(1)
16
0
VIN
V
150
mA
125
°C
–40
V
Recommended minimum VIN is the greater of 2.5 V or VOUT(max) + rated dropout voltage (max) for operating IL.
6.4 Thermal Information
LP2985
THERMAL METRIC (1)
DBV
UNIT
5 PINS
RθJA
(1)
4
Junction-to-ambient thermal resistance
206
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
6.5
SLVS522O – JULY 2004 – REVISED JANUARY 2015
Electrical Characteristics
at specified virtual junction temperature range, VIN = VOUT(NOM) + 1 V, VON/ OFF = 2 V, CIN = 1 μF, IL = 1 mA, COUT = 4.7 μF
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
IL = 1 mA
ΔVOUT
Output voltage
tolerance
1 mA ≤ IL ≤ 50 mA
1 mA ≤ IL ≤ 150 mA
Line regulation
VIN = [VOUT(NOM) + 1 V] to 16 V
IL = 0
IL = 1 mA
VIN – VOUT
Dropout voltage (1)
IL = 10 mA
IL = 50 mA
IL = 150 mA
TJ
LP2985A-xx
MIN
IGND
GND pin current
1
–1.5
1.5
1.5
–2.5
2.5
–40°C to 125°C
–2.5
2.5
–3.5
3.5
25°C
–2.5
2.5
–3
3
–40°C to 125°C
–3.5
3.5
–4
25°C
0.007
–40°C to 125°C
25°C
1
–40°C to 125°C
7
–40°C to 125°C
VON/ OFF < 0.3 V (OFF)
VON/ OFF < 0.15 V (OFF)
VON/ OFF = HIGH → O/P ON
VON/ OFF
ON/OFF input voltage (2)
VON/ OFF = LOW → O/P OFF
VON/ OFF = 0
ION/ OFF
ON/OFF input current
VON/ OFF = 5 V
(1)
(2)
3
1
3
7
10
40
–40°C to 125°C
15
60
40
90
25°C
120
–40°C to 125°C
280
–40°C to 125°C
150
120
280
150
350
575
95
65
95
25°C (LP2985-10)
125
125
–40°C to 125°C
125
125
–40°C to 125°C
(LP2985-10)
160
160
75
110
25°C (LP2985-10)
140
–40°C to 125°C
170
120
75
110
140
170
220
120
220
25°C (LP2985-10)
250
250
–40°C to 125°C
400
400
350
600
350
650
650
–40°C to 125°C
1000
1000
850
1500
1800
–40°C to 125°C
2500
850
1500
1800
2500
25°C
0.01
0.8
0.01
0.8
–40°C to 105°C
0.05
2
0.05
2
–40°C to 125°C
5
25°C
–40°C to 125°C
25°C
25°C
–40°C to 125°C
1.4
1.6
1.6
0.55
V
0.55
0.15
0.01
–40°C to 125°C
25°C
5
1.4
–40°C to 125°C
μA
600
25°C (LP2985-10)
25°C (LP2985-10)
mV
225
350
575
65
60
90
225
25°C
%/V
5
10
15
25°C
0.014
0.032
5
25°C
%VNOM
4
0.007
0.032
25°C
IL = 150 mA
0.014
UNIT
MAX
–1
25°C
IL = 50 mA
TYP
–1.5
25°C
IL = 10 mA
MIN
25°C
25°C
IL = 1 mA
LP2985-xx
MAX
25°C
25°C
IL = 0
TYP
0.15
0.01
–2
5
–2
5
15
μA
15
Dropout voltage is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a
1-V differential.
The ON/OFF input must be driven properly for reliable operation (see Application Information).
Copyright © 2004–2015, Texas Instruments Incorporated
Submit Documentation Feedback
5
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Electrical Characteristics (continued)
at specified virtual junction temperature range, VIN = VOUT(NOM) + 1 V, VON/ OFF = 2 V, CIN = 1 μF, IL = 1 mA, COUT = 4.7 μF
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
TJ
LP2985A-xx
MIN
TYP
MAX
LP2985-xx
MIN
TYP
MAX
UNIT
Vn
Output noise (RMS)
BW = 300 Hz to 50 kHz,
COUT = 10 μF,
CBYPASS = 10 nF
25°C
30
30
μV
ΔVOUT/
ΔVIN
Ripple rejection
f = 1kHz, COUT = 10 μF,
CBYPASS = 10 nF
25°C
45
45
dB
IOUT(PK)
Peak output current
VOUT ≥ VO(NOM) – 5%
25°C
350
350
mA
IOUT(SC)
Short-circuit current
RL = 0 (steady state) (3)
25°C
400
400
mA
(3)
6
See Figure 6 in Typical Performance Characteristics.
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
6.6 Typical Characteristics
CIN = 1 μF, COUT = 4.7 μF, VIN = VOUT(NOM) + 1 V, TA = 25°C, ON/OFF pin tied to VIN (unless otherwise specified)
3.345
10.20
VI = 4.3 V
VO = 3.3 V
Ci = 1 mF
Co = 4.7 mF
IO = 1 mA
VI = 11 V
VO = 10 V
10.15
3.335
CO = 4.7 µF
Output Voltage − (V)
Output Voltage – V
CI = 1 µF
10.10
IO = 1 mA
10.05
10.00
3.325
3.315
9.95
3.305
9.90
9.85
-50
3.295
−50
-25
0
25
50
75
100
125
−25
0
150
25
50
75
100
125
150
Temperature − (°C)
Temperature – °C
Figure 2. Output Voltage vs Temperature
Figure 1. Output Voltage vs Temperature
0.45
0.35
Dropout − (V)
VI = 6 V
VO = 3.3 V
Ci = 1 mF
Cbyp = 0.01 mF
0.45
Short-Circuit Current − (A)
0.4
0.5
150 mA
VO = 3.3 V
Cbyp = 10 nF
0.3
0.25
0.2
50 mA
0.15
0.1
0.4
0.35
0.3
0.25
0.2
0.15
0.1
10 mA
0.05
0.05
1 mA
0
−50
−25
0
25
50
75
Temperature − (°C)
100
125
0
−500
150
Figure 3. Dropout Voltage vs Temperature
0.5
1500
2000
Figure 4. Short-circuit Current vs Time
VO = 3.3 V
300
0.35
ISC − (mA)
Short-Circuit Current − (A)
0.4
500
1000
Time − (ms)
320
VI = 16 V
VO = 3.3 V
Ci = 1 mF
Cbyp = 0.01 mF
0.45
0
0.3
0.25
280
260
0.2
240
0.15
0.1
220
0.05
0
−100
100
300
500
Time − (ms)
700
Figure 5. Short-circuit Current vs Time
Copyright © 2004–2015, Texas Instruments Incorporated
200
0
0.5
1
1.5
2
2.5
Output Voltage − (V)
3
3.5
Figure 6. Short-circuit Current vs Output Voltage
Submit Documentation Feedback
7
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Typical Characteristics (continued)
CIN = 1 μF, COUT = 4.7 μF, VIN = VOUT(NOM) + 1 V, TA = 25°C, ON/OFF pin tied to VIN (unless otherwise specified)
1200
100
VO = 3.3 V
Cbyp = 10 nF
1100
Ripple Rejection − (dB)
80
900
Ground Pin Current − mA
VI = 5 V
VO = 3.3 V
Co = 10 mF
Cbyp = 0 nF
90
1000
800
700
600
500
400
70
50 mA
1 mA
60
50
40
150 mA
30
300
20
200
10
100
0
0
20
0
40
60
80
100
Load Current − mA
120
140
160
10
Figure 7. Ground Pin Current vs Load Current
VI = 3.7 V
VO = 3.3 V
Co = 10 mF
Cbyp = 0 nF
100k
1M
Figure 8. Ripple Rejection vs Frequency
VI = 5 V
VO = 3.3 V
Co = 4.7 mF
Cbyp = 10 nF
90
80
Ripple Rejection − (dB)
Ripple Rejection − (dB)
80
70
1 mA
60
50 mA
40
150 mA
70
1 mA
60
50
40
50 mA
30
20
20
10
10
0
150 mA
0
10
100
1k
10k
100k
1M
10
100
Frequency − (Hz)
Figure 9. Ripple Rejection vs Frequency
70
Output Impedance − (W)
VI = 5 V
VO = 3.3 V
Co = 4.7 mF
Cbyp = 10 nF
80
1 mA
60
10 mA
50
40
10k
100k
1M
Figure 10. Ripple Rejection vs Frequency
10
90
1k
Frequency − (Hz)
100
Ripple Rejection − (dB)
10k
100
90
30
1k
Frequency − (Hz)
100
50
100
100 mA
30
1
Ci = 1 mF
Co = 10 mF
VO = 3.3 V
1 mA
10 mA
100 mA
0.1
0.01
20
10
0
10
100
1k
10k
Frequency − (Hz)
100k
1M
Figure 11. Ripple Rejection vs Frequency
8
Submit Documentation Feedback
0.001
10
100
1k
10k
100k
1M
Frequency − (Hz)
Figure 12. Output Impedance vs Frequency
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
Typical Characteristics (continued)
CIN = 1 μF, COUT = 4.7 μF, VIN = VOUT(NOM) + 1 V, TA = 25°C, ON/OFF pin tied to VIN (unless otherwise specified)
10
ILOAD = 150 mA
Noise Density − (mV/ Hz)
1
Output Impedance − (W)
10
Ci = 1 mF
Co = 4.7 mF
VO = 3.3 V
1 mA
10 mA
100 mA
0.1
1
Cbyp = 100 pF
Cbyp = 1 nF
0.1
Cbyp = 10 nF
0.01
0.01
0.001
10
100
1k
10k
100k
100
1M
1k
100k
Figure 14. Output Noise Density vs Frequency
Figure 13. Output Impedance vs Frequency
10
1.8
ILOAD = 1 mA
VO = 3.3 V
Cbyp = 10 nF
1.6
RL = 3.3 kW
1.4
1
Input Current − (mA)
Noise Density − (mV/ Hz)
10k
Frequency − (Hz)
Frequency − (Hz)
Cbyp = 100 pF
Cbyp = 1 nF
0.1
Cbyp = 10 nF
1.2
1
0.8
RL = Open
0.6
0.4
0.2
0.01
100
1k
10k
Frequency − (Hz)
100k
Figure 15. Output Noise Density vs Frequency
0
0
1
2
3
4
5
6
Input Voltage − (V)
Figure 16. Input Current vs Input Voltage
1400
Ground Current − (C)
1200
VO = 3.3 V
Cbyp = 10 nF
150 mA
1000
800
600
1 mA
400
50 mA
0 mA
200
10 mA
0
−50
−25
0
25
50
75
100
125
150
Temperature − (°C)
Figure 17. Ground-pin Current vs Temperature
Copyright © 2004–2015, Texas Instruments Incorporated
Figure 18. 2.2-μF Stable ESR Range
for Output Voltage ≤ 2.3 V
Submit Documentation Feedback
9
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Typical Characteristics (continued)
CIN = 1 μF, COUT = 4.7 μF, VIN = VOUT(NOM) + 1 V, TA = 25°C, ON/OFF pin tied to VIN (unless otherwise specified)
Figure 19. 4.7-μF Stable ESR Range
for Output Voltage ≤ 2.3 V
10
Submit Documentation Feedback
Figure 20. 2.2-μF/3.3-μF Stable ESR Range
for Output Voltage ≥ 2.5 V
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
7 Detailed Description
7.1 Overview
The LP2985 family of fixed-output, low-dropout regulators offers exceptional, cost-effective performance for both
portable and nonportable applications. Available in voltages of 1.8 V, 2.5 V, 2.8 V, 2.9 V, 3 V, 3.1 V, 3.3 V, 5 V,
and 10 V, the family has an output tolerance of 1% for the A version (1.5% for the non-A version) and is capable
of delivering 150-mA continuous load current. Standard regulator features, such as overcurrent and
overtemperature protection, are included.
7.2 Functional Block Diagram
VIN
ON/OFF
VREF
1.23 V
−
+
BYPASS
VOUT
Overcurrent/
Overtemperature
Protection
7.3 Feature Description
The LP2985 has a host of features that makes the regulator an ideal candidate for a variety of portable
applications:
• Low dropout: A PNP pass element allows a typical dropout of 280 mV at 150-mA load current and 7 mV at 1mA load.
• Low quiescent current: The use of a vertical PNP process allows for quiescent currents that are considerably
lower than those associated with traditional lateral PNP regulators.
• Shutdown: A shutdown feature is available, allowing the regulator to consume only 0.01 μA when the
ON/OFF pin is pulled low.
• Low-ESR-capacitor friendly: The regulator is stable with low-ESR capacitors, allowing the use of small,
inexpensive, ceramic capacitors in cost-sensitive applications.
• Low noise: A BYPASS pin allows for low-noise operation, with a typical output noise of 30 μVRMS, with the
use of a 10-nF bypass capacitor.
• Small packaging: For the most space-constrained needs, the regulator is available in the SOT-23 package.
7.4 Device Functional Modes
7.4.1 Normal Operation
In normal operation, the device will output a fixed voltage corresponding with the orderable part number. The
device can deliver 150 mA of continuous load current.
7.4.2 Shutdown Mode
Set the ON/OFF pin low to shut down the device when VIN is still present. If a shutdown mode is not needed, tie
the pin to VIN. For proper operation, do not leave ON/OFF unconnected, and apply a signal with a slew rate of
≥40 mV/μs.
Copyright © 2004–2015, Texas Instruments Incorporated
Submit Documentation Feedback
11
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The following application schematic shows the standard usage of the LP2985 as a low-dropout regulator.
8.1.1 Typical Application
LP2985
VIN
1
VOUT
5
2.2 µF
1 µF
GND
ON/OFF
2
3
4
BYPASS
10 nF
8.1.2 Design Requirements
Minimum COUT value for stability (can be increased without limit for improved stability and transient response)
ON/OFF must be actively terminated. Connect to VIN if shutdown feature is not used.
Optional BYPASS capacitor for low-noise operation
8.1.3 Capacitors
8.1.3.1 Input Capacitor (CIN)
A minimum value of 1 μF (over the entire operating temperature range) is required at the input of the LP2985. In
addition, this input capacitor should be located within 1 cm of the input pin and connected to a clean analog
ground. There are no equivalent series resistance (ESR) requirements for this capacitor, and the capacitance
can be increased without limit.
12
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
Application Information (continued)
8.1.3.2 Output Capacitor (COUT)
As an advantage over other regulators, the LP2985 permits the use of low-ESR capacitors at the output,
including ceramic capacitors that can have an ESR as low as 5 mΩ. Tantalum and film capacitors also can be
used if size and cost are not issues. The output capacitor also should be located within 1 cm of the output pin
and be returned to a clean analog ground.
As with other PNP LDOs, stability conditions require the output capacitor to have a minimum capacitance and an
ESR that falls within a certain range.
• Minimum COUT: 2.2 μF (can be increased without limit to improve transient response stability margin)
• ESR range: see Figure 18 through Figure 20
It is critical that both the minimum capacitance and ESR requirement be met over the entire operating
temperature range. Depending on the type of capacitors used, both these parameters can vary significantly with
temperature (see capacitor characteristics).
8.1.3.3 Noise Bypass Capacitor (CBYPASS)
The LP2985 allows for low-noise performance with the use of a bypass capacitor that is connected to the internal
bandgap reference via the BYPASS pin. This high-impedance bandgap circuitry is biased in the microampere
range and, thus, cannot be loaded significantly, otherwise, its output – and, correspondingly, the output of the
regulator – changes. Thus, for best output accuracy, dc leakage current through CBYPASS should be minimized as
much as possible and never should exceed 100 nA.
A 10-nF capacitor is recommended for CBYPASS. Ceramic and film capacitors are well suited for this purpose.
8.1.3.4 Reverse Input-Output Voltage
There is an inherent diode present across the PNP pass element of the LP2985.
VIN
VOUT
With the anode connected to the output, this diode is reverse biased during normal operation, since the input
voltage is higher than the output. However, if the output is pulled higher than the input for any reason, this diode
is forward biased and can cause a parasitic silicon-controlled rectifier (SCR) to latch, resulting in high current
flowing from the output to the input. Thus, to prevent possible damage to the regulator in any application where
the output may be pulled above the input, or the input may be shorted to ground, an external Schottky diode
should be connected between the output and input. With the anode on output, this Schottky limits the reverse
voltage across the output and input pins to ∼0.3 V, preventing the regulator’s internal diode from forward biasing.
Schottky
VIN
VOUT
LP2985
Copyright © 2004–2015, Texas Instruments Incorporated
Submit Documentation Feedback
13
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Application Information (continued)
8.1.4 Detailed Design Procedure
8.1.4.1 Capacitor Characteristics
8.1.4.1.1 Ceramics
Ceramic capacitors are ideal choices for use on the output of the LP2985 for several reasons. For capacitances
in the range of 2.2 μF to 4.7 μF, ceramic capacitors have the lowest cost and the lowest ESR, making them
choice candidates for filtering high-frequency noise. For instance, a typical 2.2-μF ceramic capacitor has an ESR
in the range of 10 mΩ to 20 mΩ and, thus, satisfies minimum ESR requirements of the regulator.
Ceramic capacitors have one major disadvantage that must be taken into account – a poor temperature
coefficient, where the capacitance can vary significantly with temperature. For instance, a large-value ceramic
capacitor (≥ 2.2 μF) can lose more than half of its capacitance as the temperature rises from 25°C to 85°C. Thus,
a 2.2-μF capacitor at 25°C drops well below the minimum COUT required for stability, as ambient temperature
rises. For this reason, select an output capacitor that maintains the minimum 2.2 μF required for stability over the
entire operating temperature range. Note that there are some ceramic capacitors that can maintain a ±15%
capacitance tolerance over temperature.
8.1.4.1.2 Tantalum
Tantalum capacitors can be used at the output of the LP2985, but there are significant disadvantages that could
prohibit their use:
• In the 1-μF to 4.7-μF range, tantalum capacitors are more expensive than ceramics of the equivalent
capacitance and voltage ratings.
• Tantalum capacitors have higher ESRs than their equivalent-sized ceramic counterparts. Thus, to meet the
ESR requirements, a higher-capacitance tantalum may be required, at the expense of larger size and higher
cost.
• The ESR of a tantalum capacitor increases as temperature drops, as much as double from 25°C to –40°C.
Thus, ESR margins must be maintained over the temperature range to prevent regulator instability.
8.1.4.2 ON/OFF Operation
The LP2985 allows for a shutdown mode via the ON/OFF pin. Driving the pin LOW (≤ 0.3 V) turns the device
OFF; conversely, a HIGH (≥ 1.6 V) turns the device ON. If the shutdown feature is not used, ON/OFF should be
connected to the input to ensure that the regulator is on at all times. For proper operation, do not leave ON/OFF
unconnected, and apply a signal with a slew rate of ≥ 40 mV/μs.
3.4
200
3.38
150
3.38
150
3.36
100
3.36
100
3.34
3.32
3.3
IL
VO = 3.3 V
Cbyp = 10 nF
DIL = 100 mA
50
0
−50
VO
3.28
−100
3.26
−150
3.24
−200
3.22
−250
20 ms/div→
Figure 21. Load Transient Response
14
Submit Documentation Feedback
IL
3.34
3.32
3.3
VO = 3.3 V
Cbyp = 10 nF
DIL = 150 mA
50
0
−50
VO
3.28
−100
3.26
−150
3.24
−200
Load Current − (mA)
200
Output Voltage − (V)
3.4
Load Current − (mA)
Output Voltage − (V)
8.1.5 Application Curves
−250
3.22
20 ms/div→
Figure 22. Load Transient Response
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
Application Information (continued)
200
3.38
150
3.36
100
3.41
5.5
3.39
5
VI
0
−50
VO
3.28
−100
3.26
−150
3.24
−200
3.35
4.5
VO = 3.3 V
Cbyp = 0 nF
IO = 150 mA
4
3.5
3.33
3.31
VO
3
2.5
3.29
3.27
−250
3.22
2
20 ms/div→
20 ms/div→
Figure 24. Line Transient Response
5.5
3.41
5.5
3.39
5
3.39
5
4.5
3.37
VI
3.37
3.35
VO = 3.3 V
Cbyp = 10 nF
IO = 150 mA
4
3.33
3.5
3.31
3.29
VO
3.27
Output Voltage − (V)
3.41
Input Voltage − (V)
Output Voltage − (V)
Figure 23. Load Transient Response
3.35
VI
VO = 3.3 V
Cbyp = 0 nF
IO = 1 mA
4.5
4
3.33
3.5
3
3.31
3
2.5
3.29
Input Voltage − (V)
3.3
VO = 3.3 V
Cbyp = 0 nF
DIL = 150 mA
Output Voltage − (V)
3.32
Load Current − (mA)
Output Voltage − (V)
3.37
50
IL
3.34
Input Voltage − (V)
3.4
2.5
VO
3.27
2
2
20 ms/div→
20 ms/div→
Figure 25. Line Transient Response
Figure 26. Line Transient Response
4
5.5
3.41
10
VO
3
5
3.39
8
3.5
3.31
VO
3
1
6
0
−1
VO = 3.3 V
Cbyp = 0
IO = 150 mA
4
−2
VON/OFF
3.29
3.27
2.5
−3
2
−4
100 ms/div→
Figure 27. Line Transient Response
Copyright © 2004–2015, Texas Instruments Incorporated
VON/OFF − (V)
VO = 3.3 V
Cbyp = 10 nF
IO = 1 mA
2
Output Voltage − (V)
Output Voltage − (V)
4
3.35
3.33
4.5
Input Voltage − (V)
VIN
3.37
2
0
100 ms/div→
Figure 28. Turn-on Time
Submit Documentation Feedback
15
LP2985
SLVS522O – JULY 2004 – REVISED JANUARY 2015
www.ti.com
Application Information (continued)
10
4
10
4
VO
VO
3
3
8
8
0
−1
VO = 3.3 V
Cbyp = 100 pF
ILOAD = 150 mA
4
−2
VON/OFF
Output Voltage − (V)
6
VON/OFF − (V)
Output Voltage − (V)
1
1
6
0
−1
VO = 3.3 V
Cbyp = 1 nF
ILOAD = 150 mA
4
VON/OFF − (V)
2
2
VON/OFF
−2
2
2
−3
−3
0
−4
0
−4
2 ms/div→
200 ms/div→
Figure 30. Turn-on Time
Figure 29. Turn-on Time
4
Input
10
3
8
1
6
0
−1
4
VO = 3.3 V
Cbyp = 10 nF
ILOAD = 150 mA
VON/OFF − (V)
Output Voltage − (V)
2
Output
−2
2
−3
0
−4
20 ms/div→
Figure 31. Turn-on Time
9 Power Supply Recommendations
A power supply may be used at the input voltage within the ranges given in the Recommended Operating
Conditions table. It is recommended to use bypass capacitors as described in Layout Guidelines.
16
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
LP2985
www.ti.com
SLVS522O – JULY 2004 – REVISED JANUARY 2015
10 Layout
10.1 Layout Guidelines
•
•
•
It is recommended that the input pin be bypassed to ground with a bypass-capacitor.
The optimum placement of the bypass capacitor is closest to the VIN of the device and GND of the system.
Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the VIN pin, and
the GND pin of the system.
For operation at full-rated load, it is recommended to use wide trace lengths to eliminate IR drop and heat
dissipation.
10.2 Layout Example
VIN
VOUT
1
5
1 F
2.2 F
2
LP2985
3
4
ON/OFF
tied to VIN
if not used
10 nF
Figure 32. Layout Diagram
11 Device and Documentation Support
11.1 Trademarks
All trademarks are the property of their respective owners.
11.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2004–2015, Texas Instruments Incorporated
Submit Documentation Feedback
17
PACKAGE OPTION ADDENDUM
www.ti.com
15-Apr-2017
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LP2985-10DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LRCG
LP2985-10DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LRCG
LP2985-18DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPHG ~ LPHL)
LP2985-18DBVRE4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPHG
LP2985-18DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPHG
LP2985-18DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPHG ~ LPHL)
LP2985-18DBVTE4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPHG
LP2985-18DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPHG
LP2985-25DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPLG ~ LPLL)
LP2985-25DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPLG ~ LPLL)
LP2985-25DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPLG ~ LPLL)
LP2985-25DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPLG ~ LPLL)
LP2985-28DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPGG ~ LPGL)
LP2985-28DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPGG ~ LPGL)
LP2985-28DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPGG
LP2985-29DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPMG ~ LPML)
LP2985-30DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPNG ~ LPNL)
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
15-Apr-2017
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LP2985-30DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPNG ~ LPNL)
LP2985-30DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPNG ~ LPNL)
LP2985-30DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPNG ~ LPNL)
LP2985-33DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPFG ~ LPFL)
LP2985-33DBVRE4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPFG
LP2985-33DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPFG
LP2985-33DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPFG ~ LPFL)
LP2985-33DBVTE4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPFG
LP2985-33DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPFG
LP2985-50DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPSG ~ LPSL)
LP2985-50DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPSG ~ LPSL)
LP2985-50DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPSG ~ LPSL)
LP2985-50DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPSG ~ LPSL)
LP2985A-10DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LRDG
LP2985A-10DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LRDG
LP2985A-18DBVJ
ACTIVE
SOT-23
DBV
5
10000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPTL
LP2985A-18DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPTG ~ LPTL)
LP2985A-18DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPTG
Addendum-Page 2
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
15-Apr-2017
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LP2985A-18DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPTG ~ LPTL)
LP2985A-25DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPUG ~ LPUL)
LP2985A-25DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPUG ~ LPUL)
LP2985A-25DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPUG ~ LPUL)
LP2985A-25DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPUG ~ LPUL)
LP2985A-28DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPJG ~ LPJL)
LP2985A-28DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPJG ~ LPJL)
LP2985A-29DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LPZG ~ LPZL)
LP2985A-30DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LRAG ~ LRAL)
LP2985A-30DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LRAG ~ LRAL)
LP2985A-30DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LRAG ~ LRAL)
LP2985A-33DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPKG ~ LPKL)
LP2985A-33DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPKG
LP2985A-33DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 125
(LPKG ~ LPKL)
LP2985A-33DBVTE4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPKG
LP2985A-33DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
LPKG
LP2985A-50DBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LR1G ~ LR1L)
LP2985A-50DBVRG4
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LR1G ~ LR1L)
Addendum-Page 3
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
15-Apr-2017
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LP2985A-50DBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LR1G ~ LR1L)
LP2985A-50DBVTG4
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(LR1G ~ LR1L)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 4
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
15-Apr-2017
Addendum-Page 5
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Dec-2016
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
LP2985-10DBVR
SOT-23
DBV
5
3000
178.0
9.0
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-10DBVT
SOT-23
DBV
5
250
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-18DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-18DBVRG4
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-18DBVTG4
SOT-23
DBV
5
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-25DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-28DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-28DBVTG4
SOT-23
DBV
5
250
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-29DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-30DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-33DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-33DBVRG4
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985-33DBVT
SOT-23
DBV
5
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-33DBVTG4
SOT-23
DBV
5
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985-50DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-10DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-10DBVT
SOT-23
DBV
5
250
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985A-18DBVJ
SOT-23
DBV
5
10000
330.0
8.4
3.17
3.23
1.37
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Dec-2016
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
LP2985A-18DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-18DBVRG4
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-25DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-25DBVT
SOT-23
DBV
5
250
180.0
9.2
3.17
3.23
1.37
4.0
8.0
Q3
LP2985A-28DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-29DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-30DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-33DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985A-33DBVRG4
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
LP2985A-33DBVT
SOT-23
DBV
5
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-33DBVTG4
SOT-23
DBV
5
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
LP2985A-50DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LP2985-10DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-10DBVT
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985-18DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-18DBVRG4
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-18DBVTG4
SOT-23
DBV
5
250
180.0
180.0
18.0
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Dec-2016
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LP2985-25DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-28DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-28DBVTG4
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985-29DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-30DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-33DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-33DBVRG4
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985-33DBVT
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985-33DBVTG4
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985-50DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-10DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-10DBVT
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985A-18DBVJ
SOT-23
DBV
5
10000
358.0
332.0
35.0
LP2985A-18DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-18DBVRG4
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-25DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-25DBVT
SOT-23
DBV
5
250
205.0
200.0
33.0
LP2985A-28DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-29DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-30DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-33DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-33DBVRG4
SOT-23
DBV
5
3000
180.0
180.0
18.0
LP2985A-33DBVT
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985A-33DBVTG4
SOT-23
DBV
5
250
180.0
180.0
18.0
LP2985A-50DBVR
SOT-23
DBV
5
3000
180.0
180.0
18.0
Pack Materials-Page 3
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
Similar pages