Intersil HM-6508883 1024 x 1 cmos ram Datasheet

HM-6508/883
1024 x 1 CMOS RAM
March 1997
Features
Description
• This Circuit is Processed in Accordance to
MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
The HM-6508/883 is a 1024 x 1 static CMOS RAM
fabricated using self-aligned silicon gate technology.
Synchronous circuit design techniques are employed to
achieve high performance and low power operation.
• Low Power Standby . . . . . . . . . . . . . . . . . . . . 50µW Max
• Low Power Operation . . . . . . . . . . . . . 20mW/MHz Max
• Fast Access Time. . . . . . . . . . . . . . . . . . . . . . 180ns Max
• Data Retention . . . . . . . . . . . . . . . . . . . . . . . . . .2.0V Min
On chip latches are provided for address allowing efficient
interfacing with microprocessor systems. The data output
buffers can be forced to a high impedance state for use in
expanded memory arrays.
The HM-6508/883 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data
retention supply voltage and supply current are guaranteed
over temperature.
• TTL Compatible Input/Output
• High Output Drive - 2 TTL Loads
• On-Chip Address Register
Ordering Information
PACKAGE
TEMP. RANGE
CERDIP
-55oC to +125oC HM1-
180ns
250ns
PKG. NO.
HM16508B/883 6508/883
F16.3
Pinout
HM1-6508/883
(CERDIP)
TOP VIEW
16 VCC
E 1
A0 2
15 D
A1 3
14 W
A2 4
13 A9
A3 5
12 A8
A4 6
11 A7
Q 7
10 A6
GND 8
9 A5
PIN
DESCRIPTION
A
Address Input
E
Chip Enable
W
Write Enable
D
Data Input
Q
Data Output
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-69
File Number
2985.1
HM-6508/883
Functional Diagram
A5
A6
A7
A8
A9
A
LATCHED
ADDRESS
REGISTER
5
A
GATED
ROW
DECODER
32 x 32
MATRIX
32
5
32
D
GATED COLUMN
DECODER
AND DATA I/O
A
5
W
A
5
A
LATCHED ADDRESS
REGISTER
E
A0 A1 A2 A3 A4
NOTES:
1. All lines positive logic - active high.
2. Three-state buffers: A high → output active.
3. Address latches and gated decoders: Latch on falling edge of E and gate on falling edge of E.
6-70
A
Q
HM-6508/883
Absolute Maximum Ratings
Thermal Information
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0V
Input, Output or I/O Voltage . . . . . . . . . . . GND -0.3V to VCC +0.3V
Typical Derating Factor . . . . . . . . . . .1.5mA/MHz Increase in ICCOP
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Resistance (Typical, Note 1)
θJA
θJC
CERDIP Package . . . . . . . . . . . . . . . . 75oC/W
15oC/W
Maximum Storage Temperature Range . . . . . . . . .-65oC to +150oC
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +175oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . +300oC
Operating Conditions
Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V
Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC
Input Low Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to +0.8V
Input High Voltage . . . . . . . . . . . . . . . . . . . . . . . .VCC -2.0V to VCC
Input Rise and Fall Time. . . . . . . . . . . . . . . . . . . . . . . . . . 40ns Max.
Die Characteristics
Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1925 Gates
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
TABLE 1. HM-6508/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS
Device Guaranteed and 100% Tested
LIMITS
PARAMETER
SYMBOL
(NOTE 1)
CONDITIONS
GROUP A
SUBGROUPS
TEMPERATURE
MIN
MAX
UNITS
Output Low Voltage
VOL
VCC = 4.5V,
IOL = 3.2mA
1, 2, 3
-55oC ≤ TA ≤ +125oC
-
0.4
V
Output High Voltage
VOH
VCC = 4.5V,
IOH = -0.4mA
1, 2, 3
-55oC ≤ TA ≤ +125oC
2.4
-
V
II
VCC = 5.5V,
VI = GND or VCC
1, 2, 3
-55oC ≤ TA ≤ +125oC
-1.0
+1.0
µA
IOZ
VCC = 5.5V,
VO = GND or VCC
1, 2, 3
-55oC ≤ TA ≤ +125oC
-1.0
+1.0
µA
ICCDR
VCC = 2.0V,
E = VCC,
IO = 0mA,
VI = VCC or GND
1, 2, 3
-55oC ≤ TA ≤ +125oC
-
5
µA
-
10
µA
Input Leakage Current
Output Leakage Current
Data Retention Supply Current
HM-6508B/883
HM-6508/883
Operating Supply Current
ICCOP
VCC = 5.5V,
(Note 2),
E = 1MHz,
IO = 0mA,
1, 2, 3
-55oC ≤ TA ≤ +125oC
-
4
mA
Standby Supply Current
ICCSB
VCC = 5.0V,
IO = 0mA,
VI = VCC or GND
1, 2, 3
-55oC ≤ TA ≤ +125oC
-
10
µA
NOTES:
1. All voltages referenced to device GND.
2. Typical derating 1.5mA/MHz increase in ICCOP.
6-71
HM-6508/883
TABLE 2. HM-6508/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS
Device Guaranteed and 100% Tested
LIMITS
PARAMETER
SYMBOL
(NOTES 1, 2)
CONDITIONS
GROUP A
SUBGROUPS
HM-6508B/883
HM-6508/883
TEMPERATURE
MIN
MAX
MIN
MAX
UNITS
-
180
-
250
ns
Chip Enable
Access Time
(1) TELQV
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
Address Access
Time
(2) TAVQV
VCC = 4.5 and
5.5V, Note 3
9, 10, 11
-55oC ≤ TA ≤ +125oC
-
180
-
250
ns
Chip Enable
Output Disable
Time
(3) TELQX
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
5
-
5
-
ns
Write Enable
Output Disable
Time
(4) TWLQZ
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
-
120
-
160
ns
Chip Enable
Output Disable
Time
(5) TEHQZ
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
-
120
-
160
ns
Chip Enable
Pulse Negative
Width
(6) TELEH
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
180
-
250
-
ns
Chip Enable
Pulse Positive
Width
(7) TEHEL
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
100
-
100
-
ns
Address Setup
Time
(8) TAVEL
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
0
-
0
-
ns
Address Hold
Time
(9) TELAX
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
40
-
50
-
ns
Data Setup Time
(10) TDVWH
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
80
-
110
-
ns
Data Hold Time
(11) TWHDX
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
0
-
0
-
ns
Chip Enable
Write Pulse
Setup Time
(12) TWLEH
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
100
-
130
-
ns
Chip Enable
Write Pulse Hold
Time
(13) TELWH
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
100
-
130
-
ns
Write Enable
Pulse Width
(14) TWLWH
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
100
-
130
-
ns
Read or Write
Cycle Time
(15) TELEL
VCC = 4.5 and
5.5V
9, 10, 11
-55oC ≤ TA ≤ +125oC
280
-
350
-
ns
NOTES:
1. All voltages referenced to device GND.
2. Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); input and output timing reference level: 1.5V; Output load:
1TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
3. TAVQV = TELQV + TAVEL.
6-72
HM-6508/883
TABLE 3. HM-6508/883 ELECTRICAL PERFORMANCE SPECIFICATIONS
LIMITS
PARAMETER
SYMBOL
CONDITIONS
NOTE
TEMPERATURE
MIN
MAX
UNITS
Input Capacitance
CI
VCC = Open, f = 1MHz, All
Measurements Referenced
to Device Ground
1
TA = +25oC
-
6
pF
Output Capacitance
CO
VCC = Open, f = 1MHz, All
Measurements Referenced
to Device Ground
1
TA = +25oC
-
10
pF
NOTE:
1. The parameters listed in Table 3 are controlled via design or process; parameters are characterized upon initial design and after major
process and/or design changes.
TABLE 4. APPLICABLE SUBGROUPS
CONFORMANCE GROUPS
METHOD
SUBGROUPS
Initial Test
100%/5004
-
Interim Test
100%/5004
1, 7, 9
PDA
100%/5004
1
Final Test
100%/5004
2, 3, 8A, 8B, 10, 11
Group A
Samples/5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D
Samples/5005
1, 7, 9
Timing Waveforms
TELAX
(9)
(8) TAVEL
(8) TAVEL
VALID
A
NEXT
TELEL
(7)
TEHEL
(15)
TELEH
TEHEL
(7)
(6)
E
HIGH
W
D
TEHOZ
TELOV
TELOX
(3)
(5)
TEHOZ
(1)
(5)
O
VALID OUTPUT
TAVQV
(3)
TIME
REFERENCE
-1
0
1
FIGURE 1. READ CYCLE
6-73
2
3
4
5
HM-6508/883
TRUTH TABLE
INPUTS
OUTPUTS
TIME REFERENCE
E
W
A
D
Q
-1
H
X
X
X
Z
Memory Disabled
H
V
X
Z
Cycle Begins, Addresses are Latched
0
FUNCTION
1
L
H
X
X
X
Output Enabled
2
L
H
X
X
V
Output Valid
H
X
X
V
Read Accomplished
X
X
X
Z
Prepare for Next Cycle (Same as -1)
H
V
X
Z
Cycle Ends, Next Cycle Begins (Same as 0)
3
4
H
5
In the HM-6508/883 Read Cycle, the address information is
latched into the on-chip registers on the falling edge of E
(T = 0). Minimum address setup and hold time requirements
must be met. After the required hold time, the addresses
may change state without affecting device operation. During
time (T = 1) the data output becomes enabled; however, the
data is not valid until during time (T = 2).
W must remain high for the read cycle. After the output data
has been read, E may return high (T = 3). This will disable
the chip and force the output buffer to a high impedance
state. After the required E high time (TEHEL) the RAM is
ready for the next memory cycle (T = 4).
Timing Wavforms (continued)
TELAX
(8) TAVEL
(9)
(8) TAVEL
VALID
A
NEXT
(7)
TEHEL
(15)
TELEL
TELEH
(6)
TEHEL
(7)
E
TWLEH
(12)
(14)
TWLWH
W
TELWH
(13)
D
VALID DATA INPUT
O
TDVWH
(10)
HIGH 2
TWHDX (11)
TIME
REFERENCE
-1
0
1
2
FIGURE 2. WRITE CYCLE
6-74
3
4
5
HM-6508/883
TRUTH TABLE
INPUTS
OUTPUTS
TIME
REFERENCE
E
W
A
D
Q
-1
H
X
X
X
Z
Memory Disabled
X
V
X
Z
Cycle Begins, Addresses are Latched
0
FUNCTION
1
L
X
X
Z
Write Period Begins
2
L
X
V
Z
Data is Written
H
X
X
Z
Write Completed
X
X
X
Z
Prepare for Next Cycle (Same as -1)
X
V
X
Z
Cycle Ends, Next Cycle Begins (Same as 0)
3
4
H
5
The write cycle is initiated by the falling edge of E which
latches the address information into the on chip registers.
The write portion of the cycle is defined as both E and W
being low simultaneously. W may go low anytime during the
cycle, provided that the write enable pulse setup time
(TWLEH) is met. The write portion of the cycle is terminated
by the first rising edge of either E or W. Data setup and hold
times must be referenced to the terminating signal.
If a series of consecutive write cycles are to be performed,
the W line may remain low until all desired locations have
been written. When this method is used, data setup and hold
times must be referenced to the rising edge of E. By positioning the W pulse at different times within the E low time
(TELEH), various types of write cycles may be performed.
If the E low time (TELEH) is greater than the W pulse
(TWLWH), plus an output enable time (TELQX), a combination read write cycle is executed. Data may be modified an
indefinite number of times during any write cycle (TELEH).
The data input and data output pins may be tied together for
use with a common I/O data bus structure. When using the
RAM in this method, allow a minimum of one output disable
time (TWLQZ) after W goes low before applying input data to
the bus. This will ensure that the output buffers are not active.
Test Load Circuit
DUT
(NOTE 1) CL
IOH
+
-
1.5V
EQUIVALENT CIRCUIT
NOTE:
1. Test head capacitance includes stray and jig capacitance.
6-75
IOL
HM-6508/883
Burn-In Circuit
HM6508/883 CERDIP
VCC
C1
F0
1 E
F3
2 A0
D 15
F2
F4
3 A1
W 14
F1
F5
4 A2
A9 13
F12
F6
5 A3
A8 12
F11
F7
6 A4
A7 11
F10
F2
7 Q
A6 10
F9
8 GND
A5 9
F8
VCC 16
NOTES:
1. All resistors 47kΩ ±5%.
2. F0 = 100kHz ±10%.
3. F1 = F0 ÷ 2, F2 = F1 ÷ 2, F3 = F2 ÷ 2. . . F12 = F11 ÷ 2.
4. VCC = 5.5V ±0.5V.
5. VIH = 4.5V ±10%.
6. VIL = -0.2V to +0.4V.
7. C1 = 0.01µF Min.
6-76
HM-6508/883
Die Characteristics
DIE DIMENSIONS:
130 x 150 x 19 ±1mils
WORST CASE CURRENT DENSITY:
1.342 x 105 A/cm2
METALLIZATION:
Type: Si - Al
Thickness: 11kÅ ±2kÅ
LEAD TEMPERATURE (10s soldering):
≤ 300oC
GLASSIVATION:
Type: SiO2
Thickness: 8kÅ ±1kÅ
Metallization Mask Layout
HM-6508/883
E
VCC
D
A0
W
A1
A9
A2
A3
A8
A7
A4
A6
Q
GND
A5
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
6-77
Similar pages