DP8212,DP8212M DP8212 DP8212M 8-Bit Input/Output Port Literature Number: SNOSBP8A DP8212/DP8212M 8-Bit Input/Output Port General Description Features The DP8212/DP8212M is an 8-bit input/output port contained in a standard 24-pin dual-in-line package. The device, which is fabricated using Schottky Bipolar technology, is part of National Semiconductor’s 8080A support family. The DP8212/DP8212M can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/output functions of a microcomputer system can be implemented with this device. The DP8212/DP8212M includes an 8-bit latch with TRI-STATEÉ output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor. Y Y Y Y Y Y Y 8-Bit data latch and buffer Service request flip-flop for generation and control of interrupts 0.25 mA input load current TRI-STATE TTL output drive capability Outputs sink 15 mA Asynchronous latch clear 3.65V output for direct interface to INS8080A Reduces system package count by replacing buffers, latches, and multiplexers in microcomputer systems O bs ol et 8080A Microcomputer Family Block Diagram e Y TL/F/6824 – 1 TRI-STATEÉ is a registered trademark of National Semiconductor Corp. C1995 National Semiconductor Corporation TL/F/6824 RRD-B30M105/Printed in U. S. A. DP8212/DP8212M 8-Bit Input/Output Port June 1988 Absolute Maximum Ratings Operating Conditions If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Min Max Units Supply Voltage (VCC) DP8212M 4.50 5.50 VDC DP8212 4.75 5.25 VDC Operating Temperaure (TA) b 55 a 125 DP8212M §C a 75 DP8212 0 §C Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics. Storage Temperature b 65§ C to a 160§ C All Output or Supply Voltages All Input Voltages Output Currents Maximum Power Dissipation* at 25§ C Cavity Package Molded Package b 0.5V to a 7V b 1.0V to 5.5V 125 mA 1903 mW 2005 mW *Derate cavity package 12.7 mW/§ C above 25§ C; derate molded package 16.0 mW/§ C above 25§ C. Electrical Characteristics Min s TA s Max, Min s VCC s Max, unless otherwise noted Symbol Parameter Conditions Min Max Units IF Input Load Current, MD Input VF e 0.45V IF Input Load Current, DS1 Input VF e 0.45V IR Input Leakage Current STB, DS2, CLR, DI1 – DI8 Inputs VR e VCC Max 10 mA IR Input Leakage Current, MD Input VR e VCC Max 30 mA IR Input Leakage Current, DS1 Input VR e VCC Max 40 mA VC Input Forward Voltage Clamp IC e b5 mA b1 V VIL Input ‘‘Low’’ Voltage VOH mA b 0.75 mA b 1.0 mA et b 0.25 DP8212M 0.08 V DP8212 0.85 V bs ol VOL e Input Load Current, STB, DS2, CLR, DI1 – DI8 Inputs VIH VF e 0.45V Typ IF Input ‘‘High’’ Voltage 2.0 Output ‘‘Low’’ Voltage Output ‘‘High’’ Voltage V IOL e 10 mA DP8212M 0.45 V IOL e 15 mA DP8212 0.45 V IOH e 0.5 mA DP8212M 3.40 4.0 IOH e 1.0 mA DP8212 3.65 4.0 Short-Circuit Output Current l IO l Output Leakage Current, High Impedance State VO e 0.45V/VCC Max ICC Power Supply Current O ISC VO e 0V, VCC e 5V V V b 15 b 75 mA 20 mA DP8212M 90 145 mA DP8212 90 130 mA Capacitance* F e 1 MHz, VBIAS e 2.5V, VCC e 5V, TA e 25§ C Typ Max CIN Symbol DS1, MD Input Capacitance Parameter Min 9 12 pF CIN DS2, CLR, STB, DI1 – DI8 Input Capacitance 5 9 pF COUT DO1–DO8 Output Capacitance 8 12 pF *This parameter is sampled and not 100% tested. 2 Units Switching Characteristics Min s TA s Max, Min s VCC s Max Symbol Parameter Conditions DP8212M Min Max 40 DP8212 Min Units Max tPW Pulse Width tPD Data to Output Delay (Note 1) 30 30 30 ns ns tWE Write Enable to Output Delay (Note 1) 50 40 ns tSET Data Set-Up Time 20 15 tH Data Hold Time 30 20 tR Reset to Output Delay (Note 1) 55 40 ns tS Set to Output Delay (Note 1) 35 30 ns tE Output Enable/Disable Time (Note 2) 50 45 ns tC Clear to Output Delay (Note 1) 65 55 ns ns ns Note 1: CL e 30 pF Note 2: CL e 30 pF except for DP8212M e tE (DISABLE) CL e 5 pF Switching Conditions bs ol et 1. Input Pulse Amplitude e 2.5V. 2. Input Rise and Fall Times e 5 ns. 3. Between 1V and 2V Measurements made at 1.5V with 15 mA & 30 pF Test Load. 4. CL includes jig and probe capacitance. 5. CL e 30 pF. 6. CL e 30 pF except for DP8212M tE (DISABLE) CL e 5 pF Alternate Test Load (Refer to Timing Diagram) Test Load O TL/F/6824 – 2 3 TL/F/6824 – 3 O bs ol et e Timing Diagram TL/F/6824 – 4 4 O bs ol et e Logic Diagram TL/F/6824 – 5 5 Data In (DI1 –DI8): Eight-bit data input to the data latch, which consists of eight D-type flip-flops. Incorporating a level sensitive clock while the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. The clock input high overrides the clear (CLR) input data latch reset. Clear (CLR): When low, asynchronously resets (clears) the data latch and the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset. Logic Tables Logic Table A STB MD (DS1 # DS2) Data Out Equals 0 0 0 TRI-STATE 1 0 0 TRI-STATE 0 1 0 DATA LATCH 1 1 0 DATA LATCH 0 0 1 DATA LATCH 1 0 1 DATA IN 0 1 1 DATA IN 1 1 1 DATA IN OUTPUT SIGNALS Interrupt (INT): Goes low (interrupting state) when either the service request flip-flop is synchronously set by the strobe (STB) input or the device is selected. Data Out (DO1 –DO8): Eight-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the high-impedance state. CLR K resets data latch to the output low state. The data latch clock is level sensitive, a low level clock latches the data. Logic Table B STB Q* INT 0 RESET 0 0 0 1 1 0 0 0 1 1 0 K 1 0 1 1 RESET 0 0 0 1 0 0 0 1 *Internal Service Request flip-flop. bs ol Functional Pin Definitions Dual-In-Line Package et (DS1 # DS2) e Connection Diagram CLR The following describes the function of all the DP8212/ DP8212M input/output pins. Some of these descriptions reference internal circuits. INPUT SIGNALS Device Select (DS1, DS2): When DS1 is low and DS2 is high, the device is selected. The output buffers are enabled and the service request flip-flop is asynchronously reset (cleared) when the device is selected. Mode (MD): When high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic (DS1 # DS2). When low (input mode), the state of the output buffers is determined by the device selection logic (DS1 # DS2) and the source of the data latch clock input is the strobe (STB) input. Strobe (STB): Used as data latch clock input when the mode (MD) input is low (input mode). Also used to synchronously set the service request flip-flop, which is negative edge triggered. TL/F/6824 – 6 O Top View Order Number DP8212J, DP8212N or DP8212MJ See NS Package Number J24A or N24A 6 Applications in Microcomputer Systems Gated Buffer (TRI-STATE) TL/F/6824 – 8 Interrupt Instruction Port bs ol Interrupting Input Port et e TL/F/6824 – 7 O TL/F/6824 – 9 7 TL/F/6824 – 10 Applications in Microcomputer Systems (Continued) Output Port (with Hand-Shanking) O bs ol et INS8080A Status Latch e TL/F/6824 – 11 TL/F/6824 – 12 8 et e Physical Dimensions inches (millimeters) O bs ol Ceramic Dual-In-Line Package (J) Order Number DP8212J or DP8212MJ NS Package Number J24A 9 e et Molded Dual-In-Line Package (N) Order Number DP8212N NS Package Number N24A bs ol DP8212/DP8212M 8-Bit Input/Output Port Physical Dimensions inches (millimeters) (Continued) LIFE SUPPORT POLICY O NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Europe Fax: (a49) 0-180-530 85 86 Email: cnjwge @ tevm2.nsc.com Deutsch Tel: (a49) 0-180-530 85 85 English Tel: (a49) 0-180-532 78 32 Fran3ais Tel: (a49) 0-180-532 93 58 Italiano Tel: (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated