TI1 DS90LV047A 3-v lvds quad cmos differential line driver Datasheet

Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
DS90LV047A 3-V LVDS Quad CMOS Differential Line Driver
1 Features
3 Description
•
•
•
•
•
•
•
•
•
•
The DS90LV047A device is a quad CMOS flowthrough differential line driver designed for
applications requiring ultra-low power dissipation and
high data rates. The device is designed to support
data rates in excess of 400 Mbps (200 MHz) using
Low
Voltage
Differential
Signaling
(LVDS)
technology.
1
•
•
•
>400-Mbps (200 MHz) Switching Rates
Flow-Through Pinout Simplifies PCB Layout
300-ps Typical Differential Skew
400-ps Maximum Differential Skew
1.7-ns Maximum Propagation Delay
3.3-V Power Supply Design
±350-mV Differential Signaling
Low Power Dissipation (13 mW at 3.3-V Static)
Interoperable With Existing 5-V LVDS Receivers
High impedance on LVDS Outputs on Power
Down
Conforms to TIA/EIA-644 LVDS Standard
Industrial Operating Temperature Range
(−40°C to +85°C)
Available in Surface Mount SOIC and Low Profile
TSSOP Package
2 Applications
•
•
Multifunction Printers
LVDS – LVCMOS Translation
The DS90LV047A accepts low voltage TTL/CMOS
input levels and translates them to low voltage
(350 mV) differential output signals. In addition, the
driver supports a TRI-STATE function that may be
used to disable the output stage, disabling the load
current, and thus dropping the device to an ultra low
idle power state of 13 mW typical. The DS90LV047A
has a flow-through pinout for easy PCB layout.
The EN and EN* inputs are ANDed together and
control the TRI-STATE outputs. The enables are
common to all four drivers. The DS90LV047A and
companion line receiver (DS90LV048A) provide a
new alternative to high power psuedo-ECL devices
for high speed point-to-point interface applications.
Device Information(1)
PART NUMBER
DS90LV048A
PACKAGE
BODY SIZE (NOM)
SOIC (16)
9.90 mm × 3.91 mm
TSSOP (16)
5.00 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Functional Diagram
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
6.1
6.2
6.3
6.4
6.5
6.6
6.7
3
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics ..........................................
Switching Characteristics .........................................
Typical Characteristics ..............................................
Parameter Measurement Information .................. 8
Detailed Description ............................................ 11
8.1 Overview ................................................................. 11
8.2 Functional Block Diagram ....................................... 12
8.3 Feature Description................................................. 12
8.4 Device Functional Modes........................................ 13
9
Application and Implementation ........................ 14
9.1 Application Information............................................ 14
9.2 Typical Application ................................................. 14
10 Power Supply Recommendations ..................... 16
11 Layout................................................................... 16
11.1 Layout Guidelines ................................................. 16
11.2 Layout Example .................................................... 17
12 Device and Documentation Support ................. 18
12.1
12.2
12.3
12.4
12.5
12.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
18
18
18
18
18
18
13 Mechanical, Packaging, and Orderable
Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (April 2013) to Revision D
•
Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes,
Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section....................................... 1
Changes from Revision B (April 2013) to Revision C
•
2
Page
Page
Changed layout of National Semiconductor Data Sheet to TI format .................................................................................. 15
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
5 Pin Configuration and Functions
D or PW Package
16-Pin SOIC or TSSOP
Top View
Pin Functions
PIN
NAME
I/O
NO.
DIN
DESCRIPTION
2, 3, 6, 7
I
Driver input pin, TTL/CMOS compatible
DOUT+
10, 11, 14, 15
O
Non-inverting driver output pin, LVDS levels
DOUT−
9, 12, 13, 16
O
Inverting driver output pin, LVDS levels
EN
1
I
Driver enable pin: When EN is low, the driver is disabled. When EN is high and EN* is low
or open, the driver is enabled. If both EN and EN* are open circuit, then the driver is
disabled.
EN*
8
I
Driver enable pin: When EN* is high, the driver is disabled. When EN* is low or open and
EN is high, the driver is enabled. If both EN and EN* are open circuit, then the driver is
disabled.
GND
5
—
Ground pin
VCC
4
—
Power supply pin, +3.3 V ± 0.3 V
6 Specifications
6.1 Absolute Maximum Ratings
See
(1)
MIN
MAX
UNIT
Supply voltage (VCC)
−0.3
4
V
Input voltage (DIN)
−0.3
VCC + 0.3
V
Enable input voltage (EN, EN*)
−0.3
VCC + 0.3
V
Output voltage (DOUT+, DOUT–)
−0.3
3.9
V
Short-circuit duration
Maximum package power
dissipation at +25°C
Lead temperature
(DOUT+, DOUT–)
Continuous
D0016A package
1088
PW0016A package
866
Derate D0016A package
above +25°C
8.5
Derate PW0016A package
above +25°C
6.9
Soldering (4 s)
Maximum junction temperature
−65
Storage temperature, Tstg
(1)
mW
mW/°C
260
°C
150
°C
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
3
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
6.2 ESD Ratings
VALUE
Electrostatic discharge (1)
V(ESD)
(1)
Human-body model (HBM)
±10000
Machine Model
±1200
UNIT
V
ESD Ratings:
HBM (1.5 kΩ, 100 pF)
EIAJ (0 Ω, 200 pF)
6.3 Recommended Operating Conditions
Supply voltage, VCC
Operating free air temperature, TA
MIN
NOM
MAX
3
3.3
3.6
UNIT
V
−40
25
85
°C
6.4 Thermal Information
DS90LV047A
THERMAL METRIC
(1)
PW (TSSOP)
UNIT
16 PINS
RθJA
Junction-to-ambient thermal resistance
114
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
51
°C/W
RθJB
Junction-to-board thermal resistance
59
°C/W
ψJT
Junction-to-top characterization parameter
8
°C/W
ψJB
Junction-to-board characterization parameter
58
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.5 Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified (1) (2) (3)
PARAMETER
TEST CONDITIONS
VOD1
Differential output voltage
ΔVOD1
Change in magnitude of VOD1 for
complementary output states
VOS
Offset voltage
ΔVOS
Change in magnitude of VOS for
complementary output states
VOH
Output high voltage
VOL
Output low voltage
VIH
Input high voltage
VIL
Input low voltage
IIH
Input high current
VIN = VCC or 2.5 V
IIL
Input low current
VIN = GND or 0.4 V
VCL
Input clamp voltage
ICL = −18 mA
(1)
(2)
(3)
4
RL = 100 Ω (Figure 17)
PIN
DOUT−
DOUT+
MIN
TYP
MAX
UNIT
250
310
450
mV
1
35
|mV|
1.17
1.375
1
25
|mV|
1.33
1.6
V
1.125
0.9
DIN,
EN,
EN*
1.02
V
V
2
VCC
V
GND
0.8
V
−10
2
+10
µA
−10
−2
+10
µA
−1.5
−0.8
V
Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground
except: VOD1 and ΔVOD1.
All typicals are given for: VCC = 3.3 V, TA = +25°C.
The DS90LV047A is a current mode device and only functions within datasheet specifications when a resistive load is applied to the
driver outputs typical range is (90 Ω to 110 Ω).
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Electrical Characteristics (continued)
Over supply voltage and operating temperature ranges, unless otherwise specified(1)(2)(3)
PARAMETER
TEST CONDITIONS
IOS
Output short-circuit current (4)
ENABLED,
DIN = VCC, DOUT+ = 0 V or
DIN = GND, DOUT− = 0 V
IOSD
Differential output short-circuit
current (4)
ENABLED, VOD = 0 V
IOFF
Power-off leakage
VOUT = 0 V or 3.6 V, VCC = 0 V or
Open
IOZ
Output TRI-STATE current
EN = 0.8 V and EN* = 2.0 V
VOUT = 0 V or VCC
ICC
No load supply current drivers enabled DIN = VCC or GND
ICCL
RL = 100 Ω all channels, DIN = VCC
Loaded supply current drivers enabled
or GND (all inputs)
ICCZ
No load supply current drivers
disabled
(4)
PIN
MIN
TYP
MAX
−4.2
−9
mA
−4.2
−9
mA
−20
±1
20
µA
−10
±1
10
µA
4
8
mA
20
30
mA
2.2
6
mA
MIN
TYP
MAX
DOUT−
DOUT+
VCC
DIN = VCC or GND, EN = GND,
EN* = VCC
UNIT
Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.
6.6 Switching Characteristics
VCC = +3.3V ± 10%, TA = −40°C to +85°C (1) (2) (3)
PARAMETER
TEST CONDITIONS
UNIT
tPHLD
Differential propagation delay high to
low
0.5
0.9
1.7
ns
tPLHD
Differential propagation delay low to
high
0.5
1.2
1.7
ns
tSKD1
Differential pulse skew |tPHLD − tPLHD| (4)
0
0.3
0.4
ns
tSKD2
Channel-to-channel skew (5)
0
0.4
0.5
ns
tSKD3
Differential part-to-part skew (6)
0
1
ns
tSKD4
Differential part-to-part skew
(7)
0
1.2
ns
tTLH
Rise time
0.5
1.5
ns
tTHL
Fall time
0.5
1.5
ns
tPHZ
Disable time high to Z
2
5
ns
tPLZ
Disable time low to Z
2
5
ns
tPZH
Enable time Z to high
3
7
ns
tPZL
Enable time Z to low
3
7
ns
fMAX
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
Maximum operating frequency
RL = 100 Ω, CL = 15 pF
(Figure 18 and Figure 19)
RL = 100 Ω, CL = 15 pF
(Figure 20 and Figure 21)
(8)
200
250
MHz
All typicals are given for: VCC = 3.3 V, TA = +25°C.
Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50 Ω, tr ≤ 1 ns, and tf ≤ 1 ns.
CL includes probe and jig capacitance.
tSKD1 |tPHLD – tPLHD| is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
tSKD2 is the differential channel-to-channel skew of any event on the same device.
tSKD3, differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation
delays. This specification applies to devices at the same VCC and within 5°C of each other within the operating temperature range.
tSKD4, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices
over recommended operating temperature and voltage ranges, and across process distribution. tSKD4 is defined as |Max − Min|
differential propagation delay.
fMAX generator input conditions: tr = tf < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% / 55%,
VOD > 250 mV, all channels switching.
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
5
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
6.7 Typical Characteristics
6
Figure 1. Output High Voltage vs Power Supply Voltage
Figure 2. Output Low Voltage vs Power Supply Voltage
Figure 3. Output Short Circuit Current vs
Power Supply Voltage
Figure 4. Output TRI-STATE Current vs
Power Supply Voltage
Figure 5. Differential Output Voltage vs
Power Supply Voltage
Figure 6. Differential Output Voltage vs Load Resistor
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Typical Characteristics (continued)
Figure 7. Offset Voltage vs Power Supply Voltage
Figure 8. Power Supply Current vs Power Supply Voltage
Figure 9. Power Supply Current vs Ambient Temperature
Figure 10. Differential Propagation Delay vs
Power Supply Voltage
Figure 11. Differential Propagation Delay vs
Ambient Temperature
Figure 12. Differential Skew vs Power Supply Voltage
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
7
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
Typical Characteristics (continued)
Figure 13. Differential Skew vs Ambient Temperature
Figure 14. Transition Time vs Power Supply Voltage
Figure 15. Transition Time vs Ambient Temperature
Figure 16. Data Rate vs Cable Length
7 Parameter Measurement Information
Figure 17. Driver VOD and VOS Test Circuit
8
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Parameter Measurement Information (continued)
Figure 18. Driver Propagation Delay and Transition Time Test Circuit
Figure 19. Driver Propagation Delay and Transition Time Waveforms
Figure 20. Driver TRI-STATE Delay Test Circuit
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
9
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
Parameter Measurement Information (continued)
Figure 21. Driver TRI-STATE Delay Waveform
10
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
8 Detailed Description
8.1 Overview
LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as
is shown in Figure 23. This configuration provides a clean signaling environment for the fast edge rates of the
drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair
cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media
is in the range of 100 Ω. A termination resistor of 100 Ω (selected to match the media), and is located as close to
the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into
a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver
configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as
well as ground shifting, noise margin limits, and total termination loading must be taken into account.
The DS90LV047A differential line driver is a balanced current source design. A current mode driver, generally
speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode
driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in
one direction to produce a logic state and in the other direction to produce the other logic state. The output
current is typically 3.1 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode driver requires
(as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop
as shown in Figure 23. AC or unterminated configurations are not allowed. The 3.1-mA loop current develops a
differential voltage of 310 mV across the 100-Ω termination resistor which the receiver detects with a 250-mV
minimum differential noise margin, (driven signal minus receiver threshold (250 mV – 100 mV = 150 mV). The
signal is centered around +1.2 V (Driver Offset, VOS) with respect to ground as shown in Figure 22.
NOTE
The steady-state voltage (VSS) peak-to-peak swing is twice the differential voltage (VOD)
and is typically 620 mV.
The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its
quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver
increases exponentially in most case from 20 MHz to 50 MHz. This is due to the overlap current that flows
between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed
current between its output without any substantial overlap current. This is similar to some ECL and PECL
devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires > 80% less
current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing
RS-422 drivers.
The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when
the transmission of data is not required.
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
11
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
8.2 Functional Block Diagram
8.3 Feature Description
8.3.1 LVDS Fail-Safe
This section addresses the common concern of fail-safe biasing of LVDS interconnects, specifically looking at the
DS90LV047A driver outputs and the DS90LV048A receiver inputs.
The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to CMOS
logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as
a valid signal.
The internal fail-safe circuitry of the receiver is designed to source or sink a small amount of current, providing
fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver
inputs.
1. Open Input Pins. The DS90LV048A is a quad receiver device, and if an application requires only 1, 2, or 3
receivers, the unused channel(s) inputs must be left OPEN. Do not tie unused receiver inputs to ground or
any other voltages. The input is biased by internal high value pullup and pulldown resistors to set the output
to a HIGH state. This internal circuitry ensures a HIGH, stable output state for open inputs.
2. Terminated Input. If the DS90LV047A driver is disconnected (cable unplugged), or if the DS90LV047A
driver is in a TRI-STATE or power-off condition, the receiver output is again in a HIGH state, even with the
end of cable 100-Ω termination resistor across the input pins. The unplugged cable can become a floating
antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver
may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not
differential, a balanced interconnect must be used. Twisted pair cable offers better balance than flat ribbon
cable.
3. Shorted Inputs. If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V
differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported
across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no
external common-mode voltage applied.
12
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Feature Description (continued)
External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the
presence of higher noise levels. The pullup and pulldown resistors should be in the 5-kΩ to 15-kΩ range to
minimize loading and waveform distortion to the driver. The common-mode bias point should be set to
approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry.
Figure 22. Driver Output Levels
8.4 Device Functional Modes
Table 1 lists the functional modes DS90LV047A.
Table 1. Truth Table
ENABLES
EN
H
INPUT
EN*
L or Open
All other combinations of ENABLE inputs
OUTPUTS
DIN
DOUT+
DOUT−
L
L
H
H
H
L
X
Z
Z
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
13
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The DS90LV047A has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of
the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and
the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise
isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.
9.2 Typical Application
Figure 23. Point-to-Point Application
9.2.1 Design Requirements
When using LVDS devices, it is important to remember to specify controlled impedance PCB traces, cable
assemblies, and connectors. All components of the transmission media should have a matched differential
impedance of about 100 Ω. They should not introduce major impedance discontinuities.
Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable) for noise
reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also
tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the
LVDS receiver.
For cable distances < 0.5 M, most cables can be made to work effectively. For distances 0.5 M ≤ d ≤ 10 M,
CAT5 (Category 5) twisted pair cable works well, is readily available and relatively inexpensive.
9.2.2 Detailed Design Procedure
9.2.2.1 Probing LVDS Transmission Lines
Always use high impedance (> 100 kΩ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz)
scope. Improper probing gives deceiving results.
9.2.2.2 Data Rate vs Cable Length Graph Test Procedure
A pseudo-random bit sequence (PRBS) of 29−1 bits was programmed into a function generator (Tektronix
HFS9009) and connected to the driver inputs through 50-Ω cables and SMB connectors. An oscilloscope
(Tektronix 11801B) was used to probe the resulting eye pattern, measured differentially at the input to the
receiver. A 100-Ω resistor was used to terminate the pair at the far end of the cable. The measurements were
taken at the far end of the cable, at the input of the receiver, and used for the jitter analysis for this graph
(Figure 16). The frequency of the input signal was increased until the measured jitter (ttcs) equaled 20% with
respect to the unit interval (ttui) for the particular cable length under test. Twenty percent jitter is a reasonable
place to start with many system designs. The data used was NRZ. Jitter was measured at the 0-V differential
voltage of the differential eye pattern. The DS90LV047A and DS90LV048A can be evaluated using the new
DS90LV047-048AEVM.
14
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Typical Application (continued)
Figure 24 shows very good typical performance that can be used as a design guideline for data rate vs cable
length. Increasing the jitter percentage increases the curve respectively, allowing the device to transmit faster
over longer cable lengths. This relaxes the jitter tolerance of the system allowing more jitter into the system,
which could reduce the reliability and efficiency of the system. Alternatively, decreasing the jitter percentage has
the opposite effect on the system. The area under the curve is considered the safe operating area based on the
above signal quality criteria. For more information on eye pattern testing, please see AN-808 Long Transmission
Lines and Data Signal Quality (SNLA028).
9.2.3 Application Curve
Figure 24. Power Supply Current vs Frequency
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
15
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
10 Power Supply Recommendations
Although the DS90LV047A draws very little power while at rest. At higher switching frequencies there is a
dynamic current component which increases the overall power consumption. The DS90LV047A power supply
connection must take this additional current consumption into consideration for maximum power requirements.
11 Layout
11.1 Layout Guidelines
•
•
•
Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, TTL signals.
Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. It is best to put
TTL and LVDS signals on different layers which are isolated by a power/ground plane(s).
Keep drivers and receivers as close to the (LVDS port side) connectors as possible.
11.1.1 Power Decoupling Recommendations
Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended)
0.1-µF and 0.001-µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the
device supply pin. Additional scattered capacitors over the printed-circuit board improves decoupling. Multiple
vias must be used to connect the decoupling capacitors to the power planes. A 10-µF (35-V) or greater solid
tantalum capacitor must be connected at the power entry point on the printed-circuit board between the supply
and ground.
11.1.2 Differential Traces
Use controlled impedance traces which match the differential impedance of your transmission medium (that is,
cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they
leave the IC (stubs must be < 10 mm long). This helps eliminate reflections and ensure noise is coupled as
common-mode. In fact, we have seen that differential signals which are 1 mm apart radiate far less noise than
traces 3 mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise
induced on the differential lines is much more likely to appear as common-mode which is rejected by the
receiver.
Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase
difference between signals, which destroys the magnetic field cancellation benefits of differential signals and
EMI, results.
NOTE
The velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or
0.0118 in/ps
Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match
differential impedance and provide isolation for the differential lines. Minimize the number or vias and other
discontinuities on the line.
Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.
Within a pair of traces, the distance between the two traces must be minimized to maintain common-mode
rejection of the receivers. On the printed-circuit board, this distance must remain constant to avoid discontinuities
in differential impedance. Minor violations at connection points are allowable.
11.1.3 Termination
Use a termination resistor which best matches the differential impedance or your transmission line. The resistor
must be between 90 Ω and 130 Ω. Remember that the current mode outputs need the termination resistor to
generate the differential voltage. LVDS does not work without resistor termination. Typically, connecting a single
resistor across the pair at the receiver end will suffice.
16
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
DS90LV047A
www.ti.com
SNLS044D – MAY 2000 – REVISED JULY 2016
Layout Guidelines (continued)
Surface mount 1% to 2% resistors are best. PCB stubs, component lead, and the distance from the termination
to the receiver inputs must be minimized. The distance between the termination resistor and the receiver should
be < 10 mm (12 mm maximum).
11.2 Layout Example
DS90LV048A
DS90LV047A
LVCMOS
Inputs
1
EN
DOUT1-
16
1
RIN1-
EN
16
2
DIN1
DOUT1+
15
2
RIN1+
ROUT1
15
3
DIN2
DOUT2+
14
3
RIN2+
ROUT2
14
4
VCC
DOUT2-
13
4
RIN2-
VCC
13
5
GND
DOUT3-
12
5
RIN3-
GND
12
6
DIN3
DOUT3+
11
6
RIN3+
ROUT3
11
RIN4+
ROUT4
10
RIN4-
EN*
9
Series Termination (optional)
LVCMOS
Outputs
Decoupling Cap
Decoupling Cap
7
DIN4
DOUT4+
10
7
8
EN*
DOUT4-
9
8
Series Termination (optional)
Input Termination
(Required)
Figure 25. Layout Recommendation
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
17
DS90LV047A
SNLS044D – MAY 2000 – REVISED JULY 2016
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
• LVDS Owner's Manual (SNLA187)
• AN-808 Long Transmission Lines and Data Signal Quality (SNLA028)
• AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report #1 (SNLA166)
• AN-971 An Overview of LVDS Technology (SNLA165)
• AN-916 A Practical Guide to Cable Selection (SNLA219)
• AN-805 Calculating Power Dissipation for Differential Line Drivers (SNOA233)
• AN-903 A Comparison of Differential Termination Techniques (SNLA034)
• AN-1194 Failsafe Biasing of LVDS Interfaces (SNLA051)
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
18
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: DS90LV047A
PACKAGE OPTION ADDENDUM
www.ti.com
8-Feb-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
DS90LV047ATM
NRND
SOIC
D
16
48
TBD
Call TI
Call TI
-40 to 85
DS90LV047A
TM
DS90LV047ATM/NOPB
ACTIVE
SOIC
D
16
48
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 85
DS90LV047A
TM
DS90LV047ATMTC
NRND
TSSOP
PW
16
92
TBD
Call TI
Call TI
-40 to 85
DS90LV
047AT
DS90LV047ATMTC/NOPB
ACTIVE
TSSOP
PW
16
92
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 85
DS90LV
047AT
DS90LV047ATMTCX
NRND
TSSOP
PW
16
2500
TBD
Call TI
Call TI
-40 to 85
DS90LV
047AT
DS90LV047ATMTCX/NOPB
ACTIVE
TSSOP
PW
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 85
DS90LV
047AT
DS90LV047ATMX/NOPB
ACTIVE
SOIC
D
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 85
DS90LV047A
TM
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
8-Feb-2016
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Feb-2016
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
DS90LV047ATMTCX
DS90LV047ATMTCX/NO
PB
DS90LV047ATMX/NOPB
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TSSOP
PW
16
2500
330.0
12.4
6.95
5.6
1.6
8.0
12.0
Q1
TSSOP
PW
16
2500
330.0
12.4
6.95
5.6
1.6
8.0
12.0
Q1
SOIC
D
16
2500
330.0
16.4
6.5
10.3
2.3
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Feb-2016
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
DS90LV047ATMTCX
TSSOP
PW
16
2500
367.0
367.0
35.0
TSSOP
PW
16
2500
367.0
367.0
35.0
SOIC
D
16
2500
367.0
367.0
35.0
DS90LV047ATMTCX/NOP
B
DS90LV047ATMX/NOPB
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated