ALSC AS4LC4M4F1-50JC 4mã 4 cmos dram (fast page) 3.3v family Datasheet

May 2001
AS4LC4M4F1
®
4M×4 CMOS DRAM (Fast Page) 3.3V Family
Features
• Refresh
• Organization: 4,194,304 words × 4 bits
• High speed
- 2048 refresh cycles, 32 ms refresh interval
- RAS-only or CAS-before-RAS refresh or self-refresh
- 50/60 ns RAS access time
- 25/30 ns column address access time
- 12/15 ns CAS access time
• TTL-compatible, three-state I/O
• JEDEC standard package
- 300 mil, 24/26-pin SOJ
• Low power consumption
• 3.3V power supply
• Latch-up current ≥ 200 mA
• ESD protection ≥ 2000 volts
• Industrial and commercial temperature available
- Active: 500 mW max
- Standby: 3.6 mW max, CMOS I/O
• Fast page mode
Pin arrangement
Pin designation
1
2
3
4
5
6
A10
A0
A1
A2
A3
VCC
8
9
10
11
12
13
TSOP*
26
25
24
23
22
21
GND
I/O3
I/O2
CAS
OE
A9
VCC
I/O0
I/O1
WE
RAS
NC
1
2
3
4
5
6
19
18
17
16
15
14
A8
A7
A6
A5
A4
GND
A10
A0
A1
A2
A3
VCC
8
9
10
11
12
13
AS4LC4M4F1
VCC
I/O0
I/O1
WE
RAS
NC
AS4LC4M4F1
SOJ
19
18
17
16
15
14
GND
I/O3
I/O2
CAS
OE
A9
26
25
24
23
22
21
A8
A7
A6
A5
A4
GND
Pin(s)
Description
A0 to A10
Address inputs
RAS
Row address strobe
CAS
Column address strobe
WE
Write enable
I/O0 to I/O3
Input/output
OE
Output enable
VCC
Power
GND
Ground
*TSOP availability to be determined
Selection guide
Symbol
AS4LC4M4F1-50
AS4LC4M4F1-60
Unit
Maximum RAS access time
tRAC
50
60
ns
Maximum column address access time
tCAA
25
30
ns
Maximum CAS access time
tCAC
12
15
ns
Maximum output enable (OE) access time
tOEA
13
15
ns
Minimum read or write cycle time
tRC
80
100
ns
Minimum fast page mode cycle time
tPC
25
30
ns
Maximum operating current
ICC1
120
110
mA
Maximum CMOS standby current
ICC5
1.0
1.0
mA
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 1 of 14
Copyright © Alliance Semiconductor. All rights reserved.
AS4LC4M4F1
®
Functional description
The AS4LC4M4F1 is a high performance 16-megabit CMOS Dynamic Random Access Memory (DRAM) device organized as 4,194,304
words × 4 bits. The device is fabricated using advanced CMOS technology and innovative design techniques resulting in high speed,
extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as
main memory in PC, workstation, router and switch applications.
This device features a high speed page-mode operation where read and write operations within a single row (or page) can be executed at
very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the
falling edge of RAS and CAS inputs respectively. Also, RAS is used to make the column address latch transparent, enabling application of
column addresses prior to CAS assertion.
Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using:
• RAS-only refresh: RAS is asserted while CAS is held high. Each of the 2048 rows must be strobed. Outputs remain high impedence.
• Hidden refresh: CAS is held low while RAS is toggled. Refresh address is generated internally. Outputs remain low impedence with
previous valid data.
• CAS-before-RAS refresh (CBR): CAS is asserted prior to RAS. Refresh address is generated internally.
Outputs are high-impedence (OE and WE are don't care).
• Normal read or write cycles refresh the row being accessed.
• Self-refresh cycles
The AS4LC4M4F1 is available in the standard 24/26-pin plastic SOJ. TSOP 24/26-pin availability is to be determined. The AS4LC4M4F1
operates with a single power supply of 3.3V ± 0.3V and provides TTL compatible inputs and outputs.
Refresh
controller
Logic block diagram for 2K refresh
CAS
WE
RAS clock
generator
CAS clock
generator
WE clock
generator
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
Sense amp
I/O0 to I/O3
OE
Address buffers
RAS
Data
I/O
buffers
Column decoder
Row decoder
VCC
GND
2048 × 2048 × 4
Array
(16,777,216)
Substrate bias
generator
Recommended operating conditions
Parameter
Supply voltage
Input voltage
Ambient operating temperature
†
Symbol
Min
Nominal
Max
Unit
VCC
3.0
3.3
3.6
V
GND
0.0
0.0
0.0
V
VIH
2.0
–
VCC+0.5V
V
–
0.8
V
0
–
70
-40
–
85
VIL
Commercial
Industrial
TA
–0.5
†
°C
VIL min -3.0V for pulse widths less than 5 ns. Recommended operating conditions apply throughout this document unlesss otherwise specified.
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 2 of 14
AS4LC4M4F1
®
Absolute maximum ratings
Parameter
Symbol
Min
Max
Unit
Input voltage
Vin
-1.0
4.6
V
Input voltage (DQs)
VDQ
-1.0
4.6
V
Power supply voltage
VCC
-1.0
4.6
V
Storage temperature (plastic)
TSTG
-55
150
Soldering temperature × time
°C
o
TSOLDER
–
260 × 10
Power dissipation
PD
–
0.432
W
Short circuit output current
Iout
–
50
mA
C × sec
DC electrical characteristics
-50
Parameter
Symbol
Test conditions
Input leakage current
IIL
Output leakage current
-60
Min
Max
Min
Max
Unit
0V ≤ Vin ≤ +Vcc(max)
Pins not under test = 0V
-5
+5
-5
+5
µA
IOL
DOUT disabled, 0V ≤ Vout ≤ + Vcc(max)
-5
+5
-5
+5
µA
Operating power
supply current
ICC1
CAS, Address cycling; tRC=min
–
120
–
110
mA
TTL standby power
supply current
ICC2
RAS = CAS ≥ VIH
–
2.0
–
2.0
mA
Average power supply
current, RAS refresh
mode or CBR
ICC3
RAS cycling, CAS ≥ VIH,
tRC = min of RAS low after CAS low.
–
120
–
110
mA
1
Fast page mode average
power supply current
ICC4
RAS = VIL, CAS,
address cycling: tHPC = min
–
90
–
80
mA
1, 2
CMOS standby power
supply current
ICC5
RAS = CAS = VCC - 0.2V
–
2.0
–
2.0
mA
VOH
IOUT = -2.0 mA
2.4
–
2.4
–
V
VOL
IOUT = 2.0 mA
–
0.4
–
0.4
V
CAS before RAS refresh
current
ICC6
RAS, CAS cycling, tRC = min
–
120
–
110
mA
Self refresh current
ICC7
RAS = CAS ≤ 0.2v,
WE - OE ≥ VCC - 0.2V,
-
0.6
-
0.6
mA
Output voltage
Notes
1,2
all other inputs at 0.2V or VCC - 0.2V
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 3 of 14
AS4LC4M4F1
®
AC parameters common to all waveforms
-50
-60
Symbol
Parameter
Min
Max
Min
Max
Unit
Notes
tRC
Random read or write cycle time
80
–
100
–
ns
tRP
RAS precharge time
30
–
40
–
ns
tRAS
RAS pulse width
50
10K
60
10K
ns
tCAS
CAS pulse width
8
10K
10
10K
ns
tRCD
RAS to CAS delay time
15
35
15
43
ns
6
tRAD
RAS to column address delay time
12
25
12
30
ns
7
tRSH
CAS to RAS hold time
10
–
10
–
ns
tCSH
RAS to CAS hold time
40
–
50
–
ns
tCRP
CAS to RAS precharge time
5
–
5
–
ns
tASR
Row address setup time
0
–
0
–
ns
tRAH
Row address hold time
8
–
10
–
ns
tT
Transition time (rise and fall)
1
50
1
50
ns
4,5
tREF
Refresh period
–
64
–
64
ms
3
tCP
CAS precharge time
8
–
10
–
ns
tRAL
Column address to RAS lead time
25
–
30
–
ns
tASC
Column address setup time
0
–
0
–
ns
tCAH
Column address hold time
8
10
–
ns
Read cycle
-50
Symbol
Parameter
tRAC
-60
Min
Max
Min
Max
Unit
Notes
Access time from RAS
–
50
–
60
ns
6
tCAC
Access time from CAS
–
12
–
15
ns
6,13
tAA
Access time from address
–
25
–
30
ns
7,13
tRCS
Read command setup time
0
–
0
–
ns
tRCH
Read command hold time to CAS
0
–
0
–
ns
9
tRRH
Read command hold time to RAS
0
–
0
–
ns
9
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 4 of 14
AS4LC4M4F1
®
Write cycle
-50
Symbol
Parameter
tWCS
-60
Min
Max
Min
Max
Unit
Notes
Write command setup time
0
–
0
–
ns
11
tWCH
Write command hold time
10
–
10
–
ns
11
tWP
Write command pulse width
10
–
10
–
ns
tRWL
Write command to RAS lead time
10
–
10
–
ns
tCWL
Write command to CAS lead time
8
–
10
–
ns
tDS
Data-in setup time
0
–
0
–
ns
12
tDH
Data-in hold time
8
–
10
–
ns
12
Notes
Read-modify-write cycle
-50
-60
Symbol
Parameter
Min
Max
Min
Max
Unit
tRWC
Read-write cycle time
113
–
135
–
ns
tRWD
RAS to WE delay time
67
–
77
–
ns
11
tCWD
CAS to WE delay time
32
–
35
–
ns
11
tAWD
Column address to WE delay time
42
–
47
–
ns
11
Refresh cycle
-50
Symbol
Parameter
tCSR
-60
Min
Max
Min
Max
Unit
Notes
CAS setup time (CAS-before-RAS)
5
–
5
–
ns
3
tCHR
CAS hold time (CAS-before-RAS)
8
–
10
–
ns
3
tRPC
RAS precharge to CAS hold time
0
–
0
–
ns
tCPT
CAS precharge time
(CBR counter test)
10
10
–
ns
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 5 of 14
AS4LC4M4F1
®
Fast page mode cycle
-50
Symbol
Parameter
tCPA
-60
Min
Max
Min
Max
Access time from CAS precharge
–
28
–
35
tRASP
RAS pulse width
50
100K
60
100K
tPC
Read-write cycle time
30
–
35
–
tCP
CAS precharge time (fast page)
10
–
10
–
tPCM
Fast page mode RMW cycle
80
–
85
–
tCRW
Page mode CAS pulse width (RMW)
12
–
15
–
Unit
Notes
13
Output enable
-50
Symbol
Parameter
tCLZ
-60
Min
Max
Min
Max
Unit
Notes
CAS to output in Low Z
0
–
0
–
ns
8
tROH
RAS hold time referenced to OE
8
–
10
–
ns
tOEA
OE access time
–
13
–
15
ns
tOED
OE to data delay
13
–
15
–
ns
tOEZ
Output buffer turnoff delay from OE
0
13
0
15
ns
tOEH
OE command hold time
10
–
10
–
ns
tOLZ
OE to output in Low Z
0
–
0
–
ns
tOFF
Output buffer turn-off time
0
13
0
15
ns
8,10
Max
-
Unit
µs
ns
nx
Notes
15
8
Self-refresh cycle
-50
Std Symbol
Parameter
tRASS
RAS pulse width (CBR self refresh)
RAS precharge time (CBR self refresh)
tRPS
tCHS
CAS hold time (CBR self refresh)
5/16/01; v.1.0 Restored
Min
100
90
8
-60
Max
-
Alliance Semiconductor
Min
100
105
10
P. 6 of 14
AS4LC4M4F1
®
Notes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
ICC1, ICC3, ICC4, and ICC6 are dependent on frequency.
ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal
refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after
extended periods of bias without clocks (greater than 8 ms).
AC Characteristics assume tT = 2 ns. All AC parameters are measured with a load equivalent to two TTL loads and 100 pF, VIL (min) ≥ GND and VIH
(max) ≤ VCC.
VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only. If tRCD is greater than the
specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only. If tRAD is greater than the
specified tRAD (max) limit, then access time is controlled exclusively by tAA.
Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent).
Either tRCH or tRRH must be satisfied for a read cycle.
tOFF (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. tOFF is referenced from
rising edge of RAS or CAS, whichever occurs last.
tWCS, tWCH, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only.
If tWS ≥ tWS (min) and tWH ≥ tWH (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the
cycle. If tRWD ≥ tRWD (min), tCWD ≥ tCWD (min) and tAWD ≥ tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the
selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.
Access time is determined by the longest of tCAA or tCAC or tCPA
tASC ≥ tCP to achieve tPC (min) and tCPA (max) values.
These parameters are sampled and not 100% tested.
AC test conditions
- Access times are measured with output reference levels of
VOH = 2.4V and VOL = 0.4V,
VIH = 2.0V and VIL = 0.8V
- Input rise and fall times: 2 ns
+3.3V
R1 = 828Ω
Dout
50 pF*
R2 = 295Ω
*including scope
and jig capacitance
GND
Figure A: Equivalent output load
(AS4LC4M4F1)
Key to switching waveforms
Rising input
5/16/01; v.1.0 Restored
Falling input
Alliance Semiconductor
Undefined output/don’t care
P. 7 of 14
AS4LC4M4F1
®
Read waveform
tRC
tRAS
tRCD
tRSH
tRP
RAS
tCSH
tCRP
tCAH
tCAS
tASC
tRCS
CAS
tRAD
Address
tRAL
tRAH
tASR
Row address
Column address
tRRH
tRCH
WE
tROH
tROH
tWEZ
OE
tOEZ
tRAC
tAA
tOFF (see note 11)
tOEA
tCAC
tREZ
tCLZ
DQ
Data out
tOLZ
Early write waveform
tRC
tRAS
tRP
RAS
tCSH
tRSH
tCRP
tRCD
tCAS
CAS
tRAD
tRAL
tASC
tASR
Address
tRAH
tCAH
Row address
Column address
tCWL
tRWL
tWP
tWCS
tWCH
WE
OE
tDS
DQ
5/16/01; v.1.0 Restored
tDH
Data in
Alliance Semiconductor
P. 8 of 14
AS4LC4M4F1
®
Write waveform
OE controlled
tRC
tRAS
tRP
RAS
tCSH
tCRP
tRSH
tCAS
tRCD
CAS
tRAL
tRAD
tRAH
tASR
tASC
tCAH
Row address
Address
Column address
tRWL
tCWL
tWP
WE
tOEH
OE
tDS
tOED
tDH
Data in
DQ
Read-modify-write waveform
tRWC
tRAS
tRP
RAS
tCAS
tCRP
tRCD
tRSH
tCSH
CAS
tAR
tRAL
tRAD
tRAH
tASR
Address
tASC
tCAH
Row address
Column address
tRWD
tRWL
tAWD
tRCS
WE
tCWL
tCWD
tOEA
tOEZ
tWP
tOED
OE
tRAC
tAA
tCAC
tCLZ
Data out
DQ
tDS
tDH
Data in
tOLZ
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 9 of 14
AS4LC4M4F1
®
Fast page mode read waveform
tRASP
tRP
RAS
tCSH
tCRP
tRSH
tRCD
tCAS
tCP
tPC
CAS
tAR
tRAD
tASR
tRAL
tASC
tRAH
Address
Column
Row
tRCS
tCAH
Column
Column
tRCS
tRCH
tRRH
tRCH
WE
tOEA
tOEA
OE
tRAC
tOEZ
tCLZ
tCAP
tOFF
tAA
I/O
tCAC
Data out
Data out
Data out
Fast page mode byte write waveform
tRASP
tRP
RAS
tPCM
tCSH
tRCD
CAS
tCAS
tCP
tCRP
tRAD
tASR
tRAL
tRAH
tCAH
Address
Row
tCAH
Column
Column
tRWD
tRCS
tCAH
Column
tCWL
tCWD
tRWL
tCWD
tCWD
tAWD
tAWD
tCWL
tWP
WE
tOEA
tOEZ
tOED
tOEA
OE
tAA
tRAC
I/O
5/16/01; v.1.0 Restored
tDH
tCAP
tCLZ
tDS
tCLZ
tCLZ
tCAC
tCAC
tCAC
tDS
Data in
Data out
Data in
Data out
Alliance Semiconductor
Data in
Data out
P. 10 of 14
AS4LC4M4F1
®
Fast page mode early write waveform
tRASP
tRAH
tRWL
RAS
tCRP
tRCD
tPC
tCSH
tCAH
tASC
tCAS
tCP
tWCS
tRSH
CAS
tRAL
tAR
tASR
Address
tRAD
Row
Column
Column
Column
tCWL
tWP
tWCH
tOEH
WE
OE
tHDR
tOED
tDH
tDS
I/O
Data In
Data in
Data in
CAS before RAS refresh waveform
WE = VIH
tRC
tRP
tRAS
RAS
tRPC
tCHR
tCP
tCSR
CAS
OPEN
DQ
RAS only refresh waveform
WE = OE = VIH or VIL
tRC
tRAS
tRP
RAS
tCRP
tRPC
CAS
tASR
Address
5/16/01; v.1.0 Restored
tRAH
Row address
Alliance Semiconductor
P. 11 of 14
AS4LC4M4F1
®
Hidden refresh waveform (read)
tRC
tRC
tRAS
tRP
tRAS
tRP
RAS
tCRP
tCHR
tRCD
tRSH
tCRP
CAS
tAR
tRAD
tCAH
tRAH
tASC
tASR
Row
Address
Col address
tRCS
tRRH
WE
tOEA
OE
tRAC
tOFF
tAA
tCAC
tCLZ
tOEZ
Data out
DQ
Hidden refresh waveform (write)
tRC
tRAS
tRP
RAS
tCRP
tRCD
tRSH
tCHR
CAS
tAR
tRAD
tRAL
tRAH
tASR
Address
tASC
tCAH
Row address
Col address
tRWL
tWCR
tWP
tWCS
tWCH
WE
tDS
tDH
tDHR
DQ
Data in
OE
5/16/01; v.1.0 Restored
Alliance Semiconductor
P. 12 of 14
AS4LC4M4F1
®
CAS before RAS refresh counter test waveform
tRAS
tRSH
tRP
RAS
CAS
tCSR
tCHR
tCPT
tCAS
tRAL
tASC
tCAH
Address
Col address
tAA
tCAC
tCLZ
Read cycle
DQ
tOFF
tOEZ
Data out
tRRH
tRCH
tRCS
WE
tROH
tOEA
OE
tRWL
tCWL
tWP
tWCH
Write cycle
tWCS
WE
tDH
tDS
DQ
Data in
OE
tRWL
tWP
tRCS
tCWD
tAWD
tCWL
Read-Write cycle
WE
tOEA
tOED
OE
t AA
tCLZ
tCAC
DQ
5/16/01; v.1.0 Restored
tDH
tOEZ
tDS
Data out
Alliance Semiconductor
Data in
P. 13 of 14
AS4LC4M4F1
®
CAS-before-RAS self refresh cycle
tRP
tRASS
tRPS
RAS
tRPC
tRPC
tCP
tCHS
tCSR
CAS
CAS
tCEZ
DQ
Capacitance 15
ƒ = 1 MHz, Ta = Room temperature
Parameter
Input capacitance
DQ capacitance
Symbol
Signals
Test conditions
Max
Unit
CIN1
A0 to A10
Vin = 0V
5
pF
CIN2
RAS, CAS, WE, OE
Vin = 0V
7
pF
CDQ
DQ0 to DQ03
Vin = Vout = 0V
7
pF
AS4LC4M4F1 ordering information
Package \ RAS access time
50 ns
60 ns
Plastic SOJ, 300 mil, 24/26-pin
3.3V
AS4LC4M4F1-50JC
AS4LC4M4F1-50JI
AS4LC4M4F1-60JC
AS4LC4M4F1-60JI
Plastic TSOP, 300 mil, 24/26-pin*
3.3V
AS4LC4M4F1-50TC
AS4LC4M4F1-50TI
AS4LC4M4F1-60TC
AS4LC4M4F1-60TI
* Shading indicates availability is TBD.
AS4LC4M4F1 family part numbering system
AS4
LC
4M4
F1
DRAM
prefix
LC = 3.3V
CMOS
4M×4
F1=2K refresh RAS access time
5/16/01; v.1.0 Restored
–XX
X
X
Package:
J = SOJ 300 mil, 24/26
T = TSOP 300 mil, 24/26*
Temperature range
C=Commercial, 0°C to 70 °C
I=Industrial, -40°C to 85°C
Alliance Semiconductor
P. 14 of 14
© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the
trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in
this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product
described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and
users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product
described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or
infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to
Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of
Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the
user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
Similar pages