TI CY74FCT16374CTPACT 16-bit register Datasheet

1CY74FCT162374T
Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
CY74FCT16374T
CY74FCT162374T
16-Bit Registers
SCCS055 - August 1994 - Revised March 2000
Features
Functional Description
• FCT-E speed at 3.7 ns
• Power-off disable outputs permits live insertion
• Edge-rate control circuitry for significantly improved
noise characteristics
• Typical output skew < 250 ps
• ESD > 2000V
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)
packages
• Industrial temperature range of −40˚C to +85˚C
• VCC = 5V ± 10%
CY74FCT16374T Features:
• 64 mA sink current, 32 mA source current
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,
TA = 25˚C
CY74FCT16374T and CY74FCT162374T are 16-bit D-type
registers designed for use as buffered registers in high-speed,
low power bus applications. These devices can be used as two
independent 8-bit registers or as a single 16-bit register by
connecting the output Enable (OE) and Clock (CLK) inputs.
Flow-through pinout and small shrink packaging aid in
simplifying board layout. The output buffers are designed with
power-off disable feature that allows live insertion of boards.
The CY74FCT16374T is ideally suited for driving
high-capacitance loads and low-impedance backplanes.
The CY74FCT162374T has 24-mA balanced output drivers
with current limiting resistors in the outputs. This reduces the
need for external terminating resistors and provides for
minimal undershoot and reduced ground bounce. The
CY74FCT162374T is ideal for driving transmission lines.
CY74FCT162374T Features:
• Balanced 24 mA output drivers
• Reduced system switching noise
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,
TA= 25˚C
Logic Block Diagrams
Pin Configuration
SSOP/TSSOP
Top View
1OE
1
48
1CLK
1O1
2
3
47
46
1 D1
GND
1O3
4
5
45
44
GND
1 D3
1O4
6
43
1 D4
VCC
1O5
7
42
8
9
41
VCC
1 D5
1O2
1OE
2OE
1CLK
1D1
2CLK
D
1O1
2 D1
D
2O1
C
C
1O6
GND
1O7
1O8
2O1
TO 7 OTHER CHANNELS
FCT162374-1
2O2
TO 7 OTHER CHANNELS
FCT162374-2
GND
2O3
10
11
12
13
40
39
38
14
15
37
36
35
34
1 D2
1 D6
GND
1 D7
1 D8
2 D1
2 D2
GND
2 D3
16
33
2O4
17
32
2 D4
VCC
2O5
18
31
19
30
VCC
2 D5
2O6
20
29
2 D6
GND
2O7
21
28
22
27
GND
2 D7
2O8
23
26
2 D8
2OE
24
25
2CLK
FCT162374-3
Copyright
© 2000, Texas Instruments Incorporated
CY74FCT16374T
CY74FCT162374T
Maximum Ratings[2, 3]
Function Table[1]
Inputs
Outputs
D
CLK
OE
O
Function
X
L
H
Z
High-Z
X
H
H
Z
L
L
L
H
L
H
L
H
Z
H
H
Z
(Above which the useful life may be impaired. For user
guidelines, not tested.)
Storage Temperature .............................. −55°C to +125°C
Ambient Temperature with
Power Applied .......................................... −55°C to +125°C
Load
Register
DC Input Voltage................................................. −0.5V to +7.0V
DC Output Voltage.............................................. −0.5V to +7.0V
DC Output Current
(Maximum Sink Current/Pin)............................−60 to +120 mA
Power Dissipation ..........................................................1.0W
Pin Description
Name
Static Discharge Voltage............................................>2001V
(per MIL-STD-883, Method 3015)
Description
D
Data Inputs
CLK
Clock Inputs
OE
Three-State Output Enable Inputs (Active LOW)
O
Three-State Outputs
Operating Range
Range
Industrial
Ambient
Temperature
VCC
−40°C to +85°C
5V ± 10%
Electrical Characteristics Over the Operating Range
Parameter
Description
Test Conditions
Min.
Typ.[4]
Max.
Input HIGH Voltage
VIL
Input LOW Voltage
VH
Input
Hysteresis[5]
VIK
Input Clamp Diode Voltage
VCC=Min., IIN=−18 mA
−1.2
V
IIH
Input HIGH Current
VCC=Max., VI=VCC
±1
µA
IIL
Input LOW Current
VCC=Max., VI=GND
±1
µA
IOZH
High Impedance Output Current
(Three-State Output pins)
VCC=Max., VOUT=2.7V
±1
µA
IOZL
High Impedance Output Current
(Three-State Output pins)
VCC=Max., VOUT=0.5V
±1
µA
IOS
Short Circuit Current[6]
VCC=Max., VOUT=GND
−80
−200
mA
[6]
VCC=Max., VOUT=2.5V
−50
−180
mA
±1
µA
Max.
Unit
IO
IOFF
2.0
Unit
VIH
V
0.8
100
Output Drive Current
Power-Off Disable
VCC=0V, VOUT
−0.7
−140
≤4.5V[7]
V
mV
Output Drive Characteristics for CY74FCT16374T
Parameter
VOH
VOL
Description
Output HIGH Voltage
Output LOW Voltage
Min.
Typ.[4]
VCC=Min., IOH=−3 mA
2.5
3.5
V
VCC=Min., IOH=−15 mA
2.4
3.5
V
VCC=Min., IOH=−32 mA
2.0
3.0
V
Test Conditions
VCC=Min., IOL=64 mA
0.2
0.55
V
Notes:
1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don’t Care. Z = HIGH Impedance.
= LOW-to-HIGH Transition.
2. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature
range.
3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either VCC or ground.
4. Typical values are at VCC= 5.0V, TA= +25˚C ambient.
5. This parameter is specified but not tested.
6. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample
and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of
a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter
tests, IOS tests should be performed last.
7. Tested at +25˚C.
2
CY74FCT16374T
CY74FCT162374T
Output Drive Characteristics for CY74FCT162374T
Parameter
IODL
Min.
Typ.[4]
Max.
Unit
VCC=5V, VIN=VIH or VIL, VOUT=1.5V
60
115
150
mA
VCC=5V, VIN=VIH or VIL, VOUT=1.5V
−60
−115
−150
mA
2.4
3.3
Description
Output LOW Current
[6]
[6]
Test Conditions
IODH
Output HIGH Current
VOH
Output HIGH Voltage
VCC=Min., IOH=−24 mA
VOL
Output LOW Voltage
VCC=Min., IOL=24 mA
V
0.3
0.55
V
Typ.[4]
Max.
Unit
Capacitance[5] (TA = +25˚C, f = 1.0 MHz)
Parameter
Description
Test Conditions
CIN
Input Capacitance
VIN = 0V
4.5
6.0
pF
COUT
Output Capacitance
VOUT = 0V
5.5
8.0
pF
Typ.[4]
Max.
Unit
5
500
µA
Power Supply Characteristics
Parameter
Description
Test Conditions
ICC
Quiescent Power Supply Current VCC=Max.
VIN≤0.2V,
VIN≥VCC−0.2V
∆ICC
Quiescent Power Supply Current
(TTL inputs HIGH)
VCC=Max.
VIN=3.4V[8]
0.5
1.5
mA
ICCD
Dynamic Power Supply
Current[9]
VCC=Max., One Input
Toggling, 50% Duty Cycle,
Outputs Open, OE=GND
VIN=VCC or
VIN=GND
60
100
µA/
MHz
IC
Total Power Supply Current[10]
VCC=Max., f0=10 MHz,
f1=5 MHz, 50% Duty Cycle,
Outputs Open, One Bit
Toggling, OE=GND
VIN=VCC or
VIN=GND
0.6
1.5
mA
VIN=3.4V or
VIN=GND
1.1
3.0
mA
VIN=VCC or
VIN=GND
3.0
5.5[11]
mA
VIN=3.4V or
VIN=GND
7.5
19.0[11]
mA
VCC=Max., f0=10 MHz,
f1=2.5 MHz, 50% Duty
Cycle, Outputs Open, Sixteen
Bits Toggling, OE=GND
Note:
8. Per TTL driven input (VIN=3.4V); all other inputs at VCC or GND.
9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
= IQUIESCENT + IINPUTS + IDYNAMIC
10. IC
IC
= ICC+∆ICCDHNT+ICCD(f0/2 + f1N1)
ICC = Quiescent Current with CMOS input levels
∆ICC = Power Supply Current for a TTL HIGH input (VIN=3.4V)
= Duty Cycle for TTL inputs HIGH
DH
= Number of TTL inputs at DH
NT
ICCD = Dynamic Current caused by an input transition pair (HLH or LHL)
= Clock frequency for registered devices, otherwise zero
f0
= Input signal frequency
f1
= Number of inputs changing at f1
N1
All currents are in milliamps and all frequencies are in megahertz.
11. Values for these conditions are examples of the ICC formula. These limits are specified but not tested.
3
CY74FCT16374T
CY74FCT162374T
Switching Characteristics Over the Operating Range[12]
CY74FCT16374T
CY74FCT162374T
Parameter
Description
CY74FCT16374AT
CY74FCT162374AT
Min.
Max.
Min.
Max.
Unit
Fig.
No.[13]
tPLH
tPHL
Propagation Delay
CLK to O
2.0
10.0
2.0
6.5
ns
1, 5
tPZH
tPZL
Output Enable Time
1.5
12.5
1.5
6.5
ns
1, 7, 8
tPHZ
tPLZ
Output Disable Time
1.5
8.0
1.5
5.5
ns
1, 7, 8
tSU
Set-Up Time HIGH or LOW,
D to CLK
2.0
2.0
ns
4
tH
Hold Time HIGH or LOW,
D to CLK
1.5
1.5
ns
4
tW
CLK Pulse Width
HIGH or LOW
5.0
5.0
ns
5
tSK(O)
Output Skew[14]
0.5
CY74FCT16374CT
CY74FCT162374CT
Parameter
Description
0.5
ns
CY74FCT16374ET
CY74FCT162374ET
Min.
Max.
Min.
Max.
Unit
Fig.
No.[13]
tPLH
tPHL
Propagation Delay
CLK to O
2.0
5.2
2.0
3.7
ns
1, 5
tPZH
tPZL
Output Enable Time
1.5
5.5
1.5
4.4
ns
1, 7, 8
tPHZ
tPLZ
Output Disable Time
1.5
5.0
1.5
3.6
ns
1, 7, 8
tSU
Set-Up Time HIGH or LOW,
D to CLK
2.0
1.5
ns
4
tH
Hold Time HIGH or LOW,
D to CLK
1.5
0.0
ns
4
tW
CLK Pulse Width
HIGH or LOW
3.3
3.0
ns
5
tSK(O)
Output Skew[14]
0.5
0.5
Notes:
12. Minimum limits are specified but not tested on Propagation Delays.
13. See “Parameter Measurement Information” in the General Information section.
14. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.
4
ns
CY74FCT16374T
CY74FCT162374T
Ordering Information CY74FCT16374T
Speed
(ns)
3.7
5.2
6.5
10.0
Ordering Code
Package
Name
Package Type
CY74FCT16374ETPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT16374ETPVC/PVCT
O48
48-Lead (300-Mil) SSOP
CY74FCT16374CTPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT16374CTPVC/PVCT
O48
48-Lead (300-Mil) SSOP
CY74FCT16374ATPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT16374ATPVC/PVCT
O48
48-Lead (300-Mil) SSOP
CY74FCT16374TPVC/PVCT
O48
48-Lead (300-Mil) SSOP
Operating
Range
Industrial
Industrial
Industrial
Industrial
Ordering Information CY74FCT162374T
Speed
(ns)
3.7
5.2
6.5
10.0
Ordering Code
Package
Name
Package Type
74FCT162374ETPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT162374ETPVC
O48
48-Lead (300-Mil) SSOP
74FCT162374ETPVCT
O48
48-Lead (300-Mil) SSOP
74FCT162374CTPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT162374CTPVC
O48
48-Lead (300-Mil) SSOP
74FCT162374CTPVCT
O48
48-Lead (300-Mil) SSOP
74FCT162374ATPACT
Z48
48-Lead (240-Mil) TSSOP
CY74FCT162374ATPVC
O48
48-Lead (300-Mil) SSOP
74FCT162374ATPVCT
O48
48-Lead (300-Mil) SSOP
CY74FCT162374TPVC/PVCT
O48
48-Lead (300-Mil) SSOP
5
Operating
Range
Industrial
Industrial
Industrial
Industrial
CY74FCT16374T
CY74FCT162374T
Package Diagrams
48-Lead Shrunk Small Outline Package O48
48-Lead Thin Shrunk Small Outline Package Z48
6
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated
Similar pages