STMICROELECTRONICS 74AC74B

74AC74
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
■
■
■
■
■
■
■
■
■
HIGH SPEED:
fMAX = 300 MHz (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA = 25 oC
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
50Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 74
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The AC74 is an advanced high-speed CMOS
OCTAL D-TYPE FLIP FLOP WITH PRESET AND
CLEAR NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
B
M
(Plastic Package)
(Micro Package)
ORDER CODES :
74AC74B
74AC74M
A signal on the D INPUT is transferred to the Q
OUTPUT during the positive going transition of
the clock pulse.
CLEAR and PRESET are independent of the
clock and accomplished by a low setting on the
appropriate input.
It is ideal for low power applications mantaining
high speed operation similar to equivalent Bipolar
Schottky TTL.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 1997
1/11
74AC74
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1, 13
1CLR,
2CLR
Asyncronous Reset Direct Input
NAME AND F UNCTIO N
2, 12
1D, 2D
Data Inputs
3, 11
1CK, 2CK
Clock Input
(LOW-to-HIGH, EdgeTriggered)
4, 10
1PR, 2PR
Asyncronous Set - Direct
Input
5, 9
1Q, 2Q
True Flip-Flop Outputs
6, 8
1Q, 2Q
Complement Flip-Flop
Outputs
7
GND
Ground (0V)
14
VCC
Positive Supply Voltage
TRUTH TABLE
INPUTS
OUT PUT S
CLR
PR
D
CK
L
H
X
H
L
X
X
Q
X
L
H
CLEAR
X
H
L
PRESET
H
H
L
H
L
L
X
H
H
L
H
H
H
H
L
H
H
X
Qn
Qn
X: Don’t Care
LOGIC DIAGRAMS
This logic diagram has not be used to estimate propagation delays
2/11
F UNCT IO N
Q
NO CHANGE
74AC74
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
Parameter
Supply Voltage
Value
Unit
-0.5 to +7
V
VI
DC Input Voltage
-0.5 to VCC + 0.5
V
VO
DC Output Voltage
-0.5 to VCC + 0.5
V
IIK
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 50
mA
± 200
mA
ICC or IGND DC VCC or Ground Current
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
-65 to +150
o
C
300
o
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage
Value
Un it
2 to 6
V
V
VI
Input Voltage
0 to VCC
VO
Output Voltage
0 to VCC
Top
dt/dv
Operating Temperature:
Input Rise and Fall Time VCC = 3.0, 4.5 or 5.5 V(note 1)
-40 to +85
8
V
o
C
ns/V
1) VIN from 30% to 70% of VCC
3/11
74AC74
DC SPECIFICATIONS
Symbol
Parameter
Test Con dition s
VIH
High Level Input Voltage
3.0
4.5
VO = 0.1 V or
VCC - 0.1 V
5.5
VIL
Low Level Input Voltage
3.0
4.5
Value
T A = 25 oC
V CC
(V)
Min.
Typ.
2.1
1.5
2.1
3.15
2.25
3.15
3.85
2.75
VO = 0.1 V or
VCC - 0.1 V
5.5
VOH
High Level Output
Voltage
3.0
4.5
5.5
Low Level Output
Voltage
VI =
V IH or
V IL
Max.
Min .
Max.
V
3.85
1.5
0.9
0.9
2.25
1.35
1.35
2.75
1.65
1.65
I O=-50 µA
2.9
2.99
2.9
IO=-50 µA
4.4
4.49
4.4
IO=-50 µA
5.4
5.49
5.4
IO=-12 mA
2.56
2.46
IO=-24 mA
3.86
3.76
5.5
IO=-24 mA
4.86
3.0
IO=50 µA
0.002
0.1
0.1
IO=50 µA
0.001
0.1
0.1
IO=50 µA
0.001
0.1
0.1
IO=12 mA
0.36
0.44
4.5
IO=24 mA
0.36
0.44
5.5
IO=24 mA
0.36
0.44
4.5
5.5
3.0
V I (*) =
V IH or
V IL
V
V
4.5
3.0
VOL
(*)
Unit
-40 to 85 o C
4.76
V
Input Leakage Current
5.5
VI = VCC or GND
±0.1
±1
µA
ICC
Quiescent Supply
Current
5.5
VI = VCC or GND
4
40
µA
IOLD
Dynamic Output Current
(note 1, 2)
5.5
VOLD = 1.65 V max
75
mA
VOHD = 3.85 V min
-75
mA
II
IOHD
1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.
(*) All outputs loaded.
4/11
74AC74
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = t f =3 ns)
Symbol
Parameter
T est Cond ition
V CC
(V)
(*)
tPLH
tPHL
Propagation Delay Time
CK to Q
3.3
5.0(**)
tPLH
tPHL
Propagation Delay Time
PR or CLR to Q
3.3(*)
5.0
(**)
tw
Pulse Width HIGH or
LOW, CK or PR or CLR
3.3(*)
5.0(**)
ts
Setup Time D to CK
HIGH or LOW
3.3
5.0
Hold Time D to CK
HIGH or LOW
tREM
Removal Time
PR or CLR to CK
3.3
(**)
5.0
fMAX
Maximum Clock
Frequency
3.3
th
Value
T A = 25 oC
-40 to 85 o C
Min. Typ. Max. Min . Max.
7
5
13
10
14
11
6
12
13
4.5
9
10
1.5
1.5
5
4
7
5
Unit
ns
ns
ns
(*)
-0.2
4
4
(**)
-0.2
3
3
3.3
(**)
5.0
(*)
0.2
0.2
2
2
3
3
ns
(*)
-1
-0.7
1
1
1
1
ns
(*)
100
300
90
(**)
140
300
130
5.0
ns
MHz
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Test Con dition s
V CC
(V)
Value
T A = 25 oC
Min.
Typ.
Max.
Unit
-40 to 85 o C
Min .
Max.
CIN
Input Capacitance
5.0
4
pF
C PD
Power Dissipation
Capacitance (note 1)
5.0
35
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to
Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/n (per circuit)
5/11
74AC74
TEST CIRCUIT
CL = 50 pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT =ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
6/11
74AC74
WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
7/11
74AC74
WAVEFORM 3: RECOVERY TIMES (f=1MHz; 50% duty cycle)
WAVEFORM 3: PULSE WIDTH
8/11
74AC74
Plastic DIP14 MECHANICAL DATA
mm
DIM.
MIN.
a1
0.51
B
1.39
TYP.
inch
MAX.
MIN.
TYP.
MAX.
0.020
1.65
0.055
0.065
b
0.5
0.020
b1
0.25
0.010
D
20
0.787
E
8.5
0.335
e
2.54
0.100
e3
15.24
0.600
F
7.1
0.280
I
5.1
0.201
L
Z
3.3
1.27
0.130
2.54
0.050
0.100
P001A
9/11
74AC74
SO14 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.2
a2
MAX.
0.003
0.007
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45 (typ.)
D
8.55
E
5.8
8.75
0.336
6.2
0.228
0.344
0.244
e
1.27
0.050
e3
7.62
0.300
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
S
0.68
0.026
8 (max.)
P013G
10/11
74AC74
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express
written approval of SGS-THOMSON Microelectonics.
 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A
.
11/11