STMICROELECTRONICS L9386

L9386MD
DUAL INTELLIGENT POWER LOW SIDE SWITCH
DUAL POWER LOW SIDE DRIVER WITH 2 x
5A
LOW RDSON TYPICALLY 200mΩ @ TJ = 25°C
INTERNAL OUTPUT CLAMPING DIODES
VFB=50V FOR INDUCTIVE RECIRCULATION
LIMITED OUTPUT VOLTAGE SLEW RATE
FOR LOW EMI
µP COMPATIBLE ENABLE AND INPUT
WIDE OPERATING SUPPLY VOLTAGE
RANGE 4.5V TO 45V
REAL TIME DIAGNOSTIC FUNCTIONS
- OUTPUT SHORTED TO GND
- OUTPUT SHORTED TO VSS
- OPEN LOAD
- LOAD BYPASS
- OVERTEMPERATURE
DEVICE PROTECTION FUNCTIONS
- OVERLOAD DISABLE
- REVERSE BATTERY UP TO -16V @ VS
- THERMAL SHUTDOWN
MULTIPOWER BCD TECHNOLOGY
SO20 (12+4+4)
ORDERING NUMBER: L9386MD
DESCRIPTION
The L9386MD is a monolithic integrated dual low
side driver realized in an advanced MultipowerBCD mixed technology. It is especially intended
to drive valves in automotive environment. Its inputs are µP compatible for easy driving. Particular
care has been taken to protect the device
against failures, to avoid electro-magnetic interferences and to offer extensive real time diagnostic.
BLOCK DIAGRAM
IN1
OUT1
Channel 1
DIAG1
VS
EN
OUT2
Output
R
Control
O
IN2
Overtemp
R
Q
DIAG2
S
Delay
Timer
Diagnostic
Overload
Openload
Control
Channel 2
GND
January 1995
1/10
This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
L9386MD
PIN CONNECTION (Top view)
1
20
IN2
DIAG2
2
19
DIAG1
OUT2
3
18
OUT1
GND
4
17
GND
GND
5
16
GND
GND
6
15
GND
GND
7
14
GND
N.C.
8
13
N.C.
EN
9
12
N.C.
VS
10
11
N.C.
IN1
ABSOLUTE MAXIMUM RATINGS (no damage or latch)
Symbol
VSDC
VSTR
VIN,EN
VD DC
VODC
VOTR
IO
IOR
EO
TjEO
Tj
Ta
Parameter
DC supply voltage
Transient supply voltage ( t ≤ 500ms )
Input voltage ( | ≤ | 10mA | )
Diagnostic DC output voltage ( | ≤ | 50mA | )
DC output voltage
Transient output voltage ( RL ≥ 4Ω )
Output load current
Reverse output current limited by load
Switch-off energy for inductive loads (tEO = 250µs, T = 5ms)
Junction temperature during switch-off ∑t = 30min
Junction temperature
Storage temperature
Value
-16 to 45
60
-1.5 to 6
-0.3 to 16
45
60
internal limited
-4
50
175
-40 to +150
-55 to +150
Unit
V
V
V
V
V
V
Value
Unit
A
mJ
°C
°C
°C
THERMAL DATA
Symbol
TjDIS
Rth j-pins
Parameter
Thermal disable junction temperature threshold
Thermal resistance junction to pins
160 to 190
°C
14
°C/W
ELECTRICAL CHARACTERISTICS (Operating Range) - The electrical characteristics are valid within
the below defined operative range, unless otherwise specified.
Symbol
VS
VD
Tj
2/10
Parameter
Board supply voltage
Stabilized diagnostic output
voltage
Junction Temperature
Test Condition
Min.
4.5
-0.3
-40
Typ.
12
5
Max.
32
16
Unit
V
V
150
°C
L9386MD
ELECTRICAL CHARACTERISTICS (continued)
Symbol
Parameter
Value
Tj1
Test Condition
Min.
Unit
Typ.
Max.
Static standby supply current
b)
c) VEN = L, VO ≤ VOuv
0.73
1.5
15
mA
mA
DC supply current
b)
c) VEN = VIN = H
1.3
5
15
mA
mA
VD L
Diagnostic ouput low voltage
b) ID = 2mA
c) ID = 1mA
0.35
0.5
V
ID LE
Diagnostic output leakage
current
VS = 0V or VS = open;
VD = 5.5V Tj ≤ 125°C
0.1
2
µA
ID
Diagnostic output current
capability
VD ≤ 16V DIAG = L
2
6
30
mA
VOUV
Open load voltage threshold
VEN = X, VIN = L
0.51
x VS
0.55
x VS
0.59
x VS
V
∆VOUV1,2
Open load difference voltage
threshold
b) VEN = X, VIN1,2 = L
VS ≥ VOC ≥ VOUV
VOC = output voltage of other
channel
c)
VOC0.9V
VOC1.25V
VOC1.6V
V1)
VOC0.7V
VOC1.25V
VOC1.8V
V
100
20
320
480
mA
mA
ISSB
IS
IO UC
Open load current threshold
a) VEN = VIN = H
c)
IO OC
Over load current threshold
b)
5
7
VOCL
Output voltage during clamping
IOCL ≥ 100mA
45
52
60
V
Output (fall, rise) slew rate
a) Fig. 2
200
1500
3200
V/ms
10
20
40
KΩ
200
300
500
mΩ
mΩ
1
0.5
V
V
5.5
V
1
V
SON,OFF
R IO
R DSON
V(EN,IN)L
Internal output pull down resistor VEN = L
Output on resistance
Logic input low voltage
VS > 9.5V IO = 2A
Tj = 25°C
Tj = 150°C
|IEN, IN| ≤ 10mA
b)
c)
-1.5
-1.5
V(EN,IN)H
Logic input high voltage
2.2
V(EN,IN)hys
Logic input hysteresis
0.2
0.4
A
IEN
Enable input sink current
1V ≤ VEN ≤ 5.5V
10
30
60
µA
IIN
Logic input sink current
1V ≤ VIN ≤ 5.5V
40
95
180
µA
tD ON
Output delay ON time
a) Fig. 2
4
25
µs
tD OFF
Output delay OFF time
a) Fig. 2
5
15
30
µs
Diag. delay output OFF time
a) Fig. 2
5
30
65
µs
tD IOu
Diagnostic open load delay time
a) Fig. 4
8
50
µs
tDOL
Diagnostic overload delay
switch-off time
a) Fig. 1
160
300
µs
tD H-L, Diag.
50
a) 9V ≤ VS ≤ 16V (Nominal operating range)
RL ≤ 6Ω,
IO ≤ IOOC
b) 6.5V ≤ VS ≤ 16V (Diagnostic operation range)
c) 4.5V ≤ VS < 6.5V and 16V < VS ≤ 32V (Extended operation range)
1) Limit under evaluation.
3/10
L9386MD
DIAGNOSTIC TABLE (Operating range: 4.5V ≤ VS ≤ 32V)
Conditions
EN
IN
Out
Diag.
L
H
H
X
L
H
off
off
on (*)
L
L
H
VOtyp < 0.55V
L
X
off
H
Load bypass
∆VO1,2 ≥ 1.25V
H
L
off
H
Open load
IOtyp < 320mA
H
H
on (*)
L
Tj typ ≥ 175°C
Oertemperature (**)
X
X
L
H
off
off
H
L
Latched Over load IO min > 5A
X
H
Reset over load latch
X
Normal function
GND short
off
L
D.C.
D.C.
(*) for 4.5V ≤ VS < 6.5V, IO ≤ 2A diag. table is valid.
(**) If one diag.status shows the overtemp. recognition, in parallel this output will be switched OFF internally.The corresponding channel should
be switched OFF additional by its Input or ENABLE signal, otherwise the overload latch will be set after tDOL is passed. This behaviour will
be related to the overdrop sensing which will be used as over load recognition.
Figure 1: Diagnostic overload delay time
UI
5V
t
IO
IO SC
5A
IO
UC
td OL
t
UD
5V
t
4/10
L9386MD
Figure 2: Output slope.
U
IN
5V
V
(IN)H
V (IN)L
t
td on
U
td off
OUT
VO
0.85VO
C
C
VS
CC
0.85VS
VO UV
Soff
VS-VO
Son
0.15VS
t
V
DIAG
V
0.5V
D
D
t
t
D H-L
Diag
5/10
L9386MD
Figure 3: Block diagram - Open load voltage detection.
V
Batt.
L1
L2
OUT1
OUT2
IN1
IN2
R IO
R IO
VS
55%
&
&
R
Latch
S
R
Q
S
Latch
Q
6/10
&
&
VO UV1
VO UV2
-
+
+
-
Enable
V
u
D
IO
IO o
u
IN
VO
V
EN
OFF
normal
operation
td IO
td on
u
ON
normal
operation
open load
current
current
over load
td OL
latched over.
load diagnostic
td IO
u
td on
ON
normal
operation
td off
open load voltage
V
OFF
normal
operation
open load
voltage
L9386MD
Figure 4: Logic diagram.
7/10
open load current
latch reset
open load current
L9386MD
CIRCUIT DESCRIPTION
The L9386MD is a dual low side driver for inductive loads like valves in automotive environment.
The device is enabled by a common CMOS compatible ENABLE high signal. The internal pull
down current sources at the ENABLE and INPUT
pins protect the device in open input conditions
against malfunctions. An output slope limitation
for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps
the output voltage during the flyback phase to
50V.
Each driver is protected against short circuit and
thermal overload. In short circuit condition the
output will be disabled after a short delay time
tDOL to suppress spikes. This disable is latched
until a negative slope occure at the correspondent
input pin. The thermal disable for TJ > 175°C of
the output will be reseted if the junction temperature decreases about 20°C below the disable
threshold temperature.
For the real time error diagnosis the voltage and
the current of the outputs are compared with internal fixed values VOUV for OFF and IOUC for ON
conditions to recognize open load (RL ≥ 20KΩ, RL
> 38Ω) in ON and OFF conditions. The diagnostic
Figure 5: Application circuit diagram.
operates also in the extended supply voltage rang
of 4.5V ≤ VS ≤ 32V.
Also the output voltages VO1,2 are compared
against each other in OFF condition with a fixed
offset of ∆VOUV 1,2 to recognize GND bypasses.
To suppress mail ∆VO diagnoses during the flyback phases of the compared output, the ∆VO diagnostic includes a latch function. Reaching the
flyback clamping voltage VOC the diagnostic signal is reseted by a latch. To activate again this
kind of diagnostic a low signal at the correspondent INPUT or the ENABLE pin must occur (see
also Fig.3).
The diagnostic output level in connection with different ENABLE and INPUT conditions allows to
recognize different fail states, like overtemp, short
to VSS, short to GND, bypass to GND and disconnected load (see also page 7 diagnostic table).
The diagnostic output is also protected against
short to UDmax. Oversteping the over load current
threshold IOo, the output current will be limited internally during the diagnostic overload delay
switch-off time t DOL.
+5V
IN1
Z VALVE
Channel 1
OUT1
DIAG1
VS
EN
µP
Output
Controller
OUT2
RO
Control
Overtemp
IN2
Delay
R
Q
S
Timer
Overload
DIAG2
Diagnostic
Openload
Control
Channel 2
GND
8/10
Z VALVE
V Batt
L9386MD
SO20 PACKAGE MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
2.65
0.1
0.104
0.3
a2
MAX.
0.004
0.012
2.45
0.096
b
0.35
0.49
0.014
0.019
b1
0.23
0.32
0.009
0.013
C
0.5
0.020
c1
45 (typ.)
D
12.6
13.0
0.496
0.512
E
10
10.65
0.394
0.419
e
1.27
0.050
e3
11.43
0.450
F
7.4
7.6
0.291
0.299
L
0.5
1.27
0.020
0.050
M
S
0.75
0.030
8 (max.)
9/10
L9386MD
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as criticalcomponents in life support devices or systems without express
written approval of SGS-THOMSON Microelectronics.
 1996 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
10/10