ST16CF54 Level B ® Smartcard MCU With 4 KBytes EEPROM & 512 Bits Modular Arithmetic Processor DATA BRIEFING 8 KBytes of SYSTEM ROM ■ 512 Bytes of RAM ■ 4 KBytes of EEPROM, SECTOR COMBINATIVE ■ 512 BITS MODULAR ARITHMETIC PROCESSOR 2 ■ 2 16 KBytes of USER ROM SECTOR COMBINATIVE 2 8 BIT ARCHITECTURE CPU ■ 2 ■ Micromodule (D4) – Fast modular multiplication and squaring using Montgomery method – Driven by STMicroelectronics cryptographic library ■ EFFICIENT CRYPTOGRAPHIC LIBRARY – Embedded software for driving the MAP through a set of advanced functions – Supports modular and non modular arithmetic – Operand length can be any size up to 1024 bits Wafer – Highly reliable CMOS EEPROM technology ■ ESD PROTECTION GREATER THAN 5000V – 10 year data retention ■ 2 OPERATING CONFIGURATIONS – 100,000 Erase/Write cycle endurance – Protected One Time Programmable block (32 or 64 Bytes) – ISSUER – USER ■ – Separate Write and Erase cycle for fast “1” programming – 1 to 32 Bytes block either Erase or Write in single cycle programming ■ SERIAL ACCESS, ISO 7816-3 COMPATIBLE ■ SINGLE 5V ±10% SUPPLY VOLTAGE ■ STANDBY MODE FOR POWER SAVING ■ UP TO 5 MHz INTERNAL OPERATING FREQUENCY ■ VERY HIGH SECURITY FEATURES INCLUDING EEPROM FLASH ERASE ■ CONTACT ASSIGNMENT COMPATIBLE ISO 7816-2 SOFTWARE SUPPORT – Cryptographic Library – Manager ■ FAST CRYPTOGRAPHIC FUNCTIONS PROCESSING Function 512 bits signature with CRT ** 512 bits signature without CRT 768 bits signature with CRT 768 bits authentication (e=$10001) 1024 bits signature with CRT 1024 bits authentication (e=$10001) Speed * 125 ms 375 ms 350 ms 190 ms 770 ms 265 ms Note * 5MHz clock CPU ** CRT: Chinese Remainder Theorem BD.CF54-B/9809V2 This is Brief Data from STMicroelectronics. Details are subject to change without notice. For complete data, please contact your nearest Sales Office or SmartCard Products Divison, Rousset, France. Fax: (+33) 4 42 25 87 29 1/3 1 ST16CF54 Level B DESCRIPTION The ST16CF54 Level B, a member of the ST16 device family, is a serial access microcontroller especially designed for high volume and cost competitive Smartcard applications, where high performance Public Key Algorithms will be implemented, to cut down initialization and communication costs and to increase security. Its internal Modular Arithmetic Processor is designed to speed up cryptographic calculations required in Public Key Algorithms. It processes hardware modular multiplication and squaring on various size 32/256/288/384/416/512 bits operand. By using of software (cryptographic firmware library) this calculation can be extended for any size of operand from 3 to 1024 bits. The ST16CF54 Level B is based on an ST 8 bit CPU core including on-chip memories: 512 Bytes of RAM, 16 KBytes of USER ROM and 4 KBytes of EEPROM. Both ROM and EEPROM memories can be configured into two sectors. Access rules from any memory section (sector) to another are setup by the User defined Memory Access Control Matrix. In addition, to reinforce the security of this product, an hardware mechanism called SRAC (SYSTEM ROM Access Control) has been implemented. It protects against unauthorized access to both SYSTEM ROM and MAP. Reliability data related to the ST16CF54 Level B product, manufactured using ST’s advanced CMOS EEPROM technology, confirm data retention of up to 10 years and endurance up to 100,000 Erase/Write cycles. As all other ST16 family members, it is fully compatible with the ISO standards for Smartcard applications. Software development and firmware (ROM code, options) generation are completed by the ST1619HDS development system. The ST16CF54 Level B can be delivered either as unsawn or sawn wafers, 180 or 275 micron thickness as well as in micromodule package. Figure 1 Block Diagram 8 BIT CPU V GENERATION PP RAM SECURITY LOGIC WITH NUMBER GENERATOR 512 BYTES EEPROM 4K BYTES SECTORS COMBINATIVE SECTOR A SECTOR B MEMORY ACCESS CONTROL MATRIX INTERNAL BUS CLK SERIAL I/0's INTERFACE SRAC DATA REGISTER I/O2 I/O1 8K BYTES CONTROL REGISTER 32/256/288/384/416/ 512 BIT MAP SYSTEM ROM CRYPTO LIBRARY SECT. A SECT. B 16K BYTES RST VCC. USER ROM GND SCP 096a/DS 2/3 ST16CF54 Level B SOFTWARE SUPPORT CRYPTO LIBRARY For an easy and efficient use of the Modular Arithmetic Processor (MAP), ST proposes a complete set of firmware subroutines. This library is located in the System ROM area, leaving 16 KBytes in the User ROM for the application software. This library saves the operating system designer from coding first layer functions and allows the designer to concentrate on algorithms and Public Key Cryptographic (PKC) protocol implementation. This library contains firmware functions for: – loading and unloading parameters and results to or from the MAP – calculating Montgomery constants for appropriate mathematical implementation of modular calculations – basic mathematics for modular and non modular operations on any length operand up to 1024 bits – modular experimentation on operands of any length up to 1024 bits – more elaborate functions such as RSA based operations, digital signatures and hashing algorithms – long random number generation 3/3