STMICROELECTRONICS STG3699A

STG3699A
LOW VOLTAGE 0.5Ω MAX QUAD SPDT SWITCH
WITH BREAK BEFORE MAKE FEATURE
■
■
■
■
■
■
HIGH SPEED:
tPD = 1.5ns (TYP.) at VCC = 3.0V
tPD = 1.5ns (TYP.) at VCC = 2.3V
ULTRA LOW POWER DISSIPATION:
ICC = 0.2µA (MAX.) at TA = 85°C
LOW "ON" RESISTANCE VIN=0V:
RON = 0.5Ω (MAX. TA = 25°C) at VCC = 2.7V
RON = 0.7Ω (MAX. TA = 25°C) at VCC = 2.3V
RON = 1.5Ω (MAX. TA = 25°C) at VCC = 1.8V
WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 1.65V to 4.3V SINGLE SUPPLY
4.3V TOLERANT AND 1.8V COMPATIBLE
THRESHOLD ON DIGITAL CONTROL INPUT
at VCC = 2.3 to 3.0V
LATCH-UP PERFORMANCE EXCEEDS
300mA (JESD 17)
DESCRIPTION
The STG3699A is an high-speed CMOS LOW
VOLTAGE QUAD ANALOG S.P.D.T. (Single Pole
Dual Throw) SWITCH or 2:1 Multiplexer/
Demultiplexer Switch fabricated in silicon gate
C2MOS technology. It is designed to operate from
1.65V to 4.3V, making this device ideal for
portable applications.
It offers very low ON-Resistance (<0.5Ω) at
VCC=3.0V. The nIN inputs are provided to control
the switches. The switches nS1 are ON (they are
connected to common Ports Dn) when the nIN
QFN16 (3x3)
Table 1: Order Codes
PACKAGE
T&R
QFN16 (3x3)
STG3699AQTR
input is held high and OFF (high impedance state
exists between the two ports) when nIN is held
low; the switches nS2 are ON (they are connected
to common Ports Dn) when the nIN input is held
low and OFF (high impedance state exists
between the two ports) when IN is held high.
Additional key features are fast switching speed,
Break Before Make Delay Time and Ultra Low
Power Consumption. All inputs and outputs are
equipped with protection circuits against static
discharge, giving them ESD immunity and
transient excess voltage. It’s available in the
commercial temperature range in QFN16 3x3mm
package.
Figure 1: Pin Connection
March 2005
Rev. 3
1/11
STG3699A
Figure 2: Input Equivalent Circuit
Table 2: Pin Description
PIN N°
SYMBOL
NAME AND FUNCTION
15, 3, 7, 11,
1, 5, 9, 13
16, 4, 8, 12
2, 10
14
1S1 to 4S1,
1S2 to 4S2
D1 to D4
1-2IN, 3-4IN
VCC
6
GND
Independent Channels
Common Channels
Controls
Positive Supply Voltage
Ground (0V)
Table 3: Truth Table
1-2IN
3-4IN
L
H
-
L
H
ON SWITCHES
1S2-D1,
1S1-D1,
3S2-D3,
3S1-D3,
2S2-D2
2S1-D2
4S2-D4
4S1-D4
Table 4: Absolute Maximum Ratings
Symbol
VCC
Parameter
Supply Voltage
Value
-0.5 to 5
Unit
V
-0.5 to VCC + 0.5
V
VI
DC Input Voltage
VIC
DC Control Input Voltage
VO
DC Output Voltage
IIKC
DC Input Diode Current on control pin (VIN< 0V)
− 50
mA
IIK
DC Input Diode Current (VIN< 0V)
± 50
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 300
mA
IOP
DC Output Current Peak (pulse at 1ms, 10% duty cycle)
-0.5 to 4.6
V
-0.5 to VCC + 0.5
V
± 500
mA
ICC or IGND DC VCC or Ground Current
Power Dissipation at Ta = 70°C (1)
PD
± 100
mA
1120
mW
Tstg
Storage Temperature
-65 to 150
°C
TL
Lead Temperature (10 sec)
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions
not implied.
(1) Derate above 70°C: by 18.5mW/°C.
Table 5: Recommended Operating Conditions
Symbol
VCC
Parameter
Supply Voltage (note 1)
Unit
V
Input Voltage
0 to VCC
V
VIC
Control Input Voltage
0 to 4.3
V
VO
Output Voltage
0 to VCC
V
Top
Operating Temperature
-55 to 125
°C
VI
dt/dv
Input Rise and Fall Time Control Input
1) Truth Table guaranteed: 1.2V to 4.3V.
2/11
Value
1.65 to 4.3
VCC= 1.65V to 2.7V
0 to 20
VCC= 3.0V to 4.3V
0 to 10
ns/V
STG3699A
Table 6: DC Specifications
Test Conditions
Symbol
VIH
VIL
RON
∆RON
RFLAT
IOFF
IIN
ICC
ICCLV
Parameter
TA = 25°C
VCC
(V)
High Level
1.65-1.95
Input Voltage 2.3-2.5
2.7-3.0
3.3
3.6
4.3
Low Level
1.65-1.95
Input Voltage 2.3-2.5
2.7-3.0
3.3
3.6
4.3
Switch ON
4.3
Resistance
3.0
2.7
2.3
1.8
1.65
ON
Resistance
Match
2.7
between
channels
(1)
ON
4.3
Resistance
3.0
FLATNESS
2.7
(2)
2.3
1.65
OFF State
4.3
Leakage
Current
(nSn), (Dn)
Input
0 - 4.3
Leakage
Current
Quiescent
1.65-4.3
Supply
Current
Quiescent
4.3
Supply
Current Low
Voltage
Driving
Value
Min.
Typ.
-40 to 85°C
Max.
Min.
Max.
-55 to 125°C
Min.
0.65VCC
0.65VCC
0.65VCC
1.2
1.3
1.4
1.5
1.6
1.2
1.3
1.4
1.5
1.6
1.2
1.3
1.4
1.5
1.6
VS=0V to VCC
IS=100mA
0.35
0.40
0.40
0.45
0.55
0.65
VS @ RON Max
IS=100mA
0.06
VS=0V to VCC
IS=100mA
0.15
0.15
0.15
0.20
0.30
0.25
0.25
0.25
0.30
0.30
0.40
0.45
0.50
0.50
0.70
1.5
1.5
0.25
0.25
0.25
0.30
0.30
0.40
0.50
0.60
0.60
0.80
2.0
2.0
Unit
Max.
V
0.25
0.25
0.25
0.30
0.30
0.40
V
Ω
Ω
VS=0.3 or 4V
0.20
0.20
0.20
0.25
0.35
±20
0.20
0.20
0.20
0.25
0.35
± 100
nA
VIN= 0 to 4.3V
±0.1
±1
µA
VIN=VCC or
GND
±0.05
±0.2
±37
±50
±100
±33
±40
±50
±12
±20
±30
V1-2IN, V3-4IN =
1.65V
V1-2IN, V3-4IN =
1.80V
V1-2IN, V3-4IN =
2.60V
Ω
±1
µA
µA
Note 1: ∆RON = RON(MAX) - RON(MIN).
Note 2: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified
analog signal ranges.
3/11
STG3699A
Table 7: AC Electrical Characteristics (CL = 35pF, R L = 50Ω, tr = tf ≤ 5ns)
Test Condition
Symbol
Parameter
tPLH, tPHL Propagation Delay
tON
tOFF
tD
Q
TA = 25°C
VCC
(V)
Min.
TURN-ON time
1.65-1.95
2.3-2.7
3.0-3.3
3.6-4.3
1.65-1.95
TURN-OFF time
2.3-2.7
3.0-3.3
3.6-4.3
1.65-1.95
Break Before Make
Time Delay
Charge injection
Value
2.3-2.7
3.0-3.3
3.6-4.3
1.65-1.95
2.3-2.7
3.0-3.3
3.6-4.3
1.65-1.95
2.3-2.7
3.0-3.3
3.6-4.3
Typ.
VI=OPEN
0.45
0.40
0.30
0.30
VS=0.8V
120
VS=1.5V
45
42
40
VS=0.8V
22
10
10
10
10
CL= 100pF
RL= 1MΩ
VGEN= 0V
RGEN= 0Ω
-55 to 125°C
Min.
Min.
Max.
Unit
Max.
ns
18
16
15
80
60
55
50
VS=1.5V
CL=35pF
RL= 50Ω
VS=1.5V
Max.
-40 to 85°C
55
55
55
65
65
65
30
30
30
40
40
40
ns
ns
ns
200
200
200
pC
Table 8: Analog Switch Characteristics (CL = 5pF, RL = 50Ω, TA = 25°C)
Test Condition
Symbol
Parameter
Off Isolation (1)
1.65-4.3
Xtalk
Crosstalk
1.65-4.3
THD
Total Harmonic
Distortion
2.3-4.3
-3dB Bandwidth
1.65-4.3
BW
CIN
CSn
CD
Control Pin Input
Capacitance
Sn Port Capacitance
D Port Capacitance when
Switch is Enabled
TA = 25°C
VCC
(V)
OIRR
Value
Min.
VS= 1VRMS
f= 100KHz
VS= 1VRMS
f= 100KHz
RL= 600Ω
VIN= 2VPP
f= 20Hz to 20kHz
RL= 50Ω
Max.
-55 to 125°C
Min.
Min.
Max.
Unit
Max.
-64
dB
-54
dB
0.03
%
50
MHz
5
3.3
f= 1MHz
30
f= 1MHz
84
3.3
Note 1: Off Isolation = 20Log10 (VD/VS), VD = output. VS = input to off switch
4/11
Typ.
-40 to 85°C
pF
STG3699A
Figure 3: On Resistance
Figure 4: Off Leakage
Figure 6: Bandwidth
Figure 7: Channel To Channel Crosstalk
Figure 5: Off Isolation
5/11
STG3699A
Figure 8: Test Circuit
CL = 5/35pF or equivalent (includes jig and probe capacitance)
RL = 50Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
Figure 9: Break Before Make Time Delay
Figure 10: Switching Time And Charge Injection (VGEN=0V, RGEN=0Ω, RL=1MΩ, C L=100pF)
6/11
STG3699A
Table 9: Turn On, Turn Off Delay Time
7/11
STG3699A
QFN16 (3x3) MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
MAX.
MIN.
TYP.
MAX.
0.80
0.90
1.00
0.032
0.035
0.039
A1
0.02
0.05
0.001
0.002
A3
0.20
A
b
0.18
D
D2
0.30
0.007
0.010
3.00
1.55
E
E2
0.25
0.008
1.70
0.118
1.80
0.061
0.067
3.00
1.55
1.70
1.80
0.061
0.067
0.50
0.020
K
0.20
0.008
0.30
r
0.09
E
0.40
0.071
0.118
e
L
0.012
0.50
0.012
0.016
0.071
0.020
0.006
E2
A
K
A1
e
D2
D
b
A3
8/11
K
L
r
STG3699A
Tape & Reel QFNxx/DFNxx (3x3) MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
A
MAX.
MIN.
TYP.
330
13.2
12.992
C
12.8
D
20.2
0.795
N
60
2.362
T
MAX.
0.504
0.519
18.4
0.724
Ao
3.3
0.130
Bo
3.3
0.130
Ko
1.1
0.043
Po
4
0.157
P
8
0.315
9/11
STG3699A
Table 10: Revision History
Date
Revision
Description of Changes
24-Nov-2004
1
13-Jan-2005
2
First Release.
ICCLV is changed on Table 6.
23-Mar-2005
3
Table 3 has been updated and VCC is changed on Table 4.
10/11
STG3699A
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2005 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
11/11