STMICROELECTRONICS STS1NC60

STS1NC60
N-CHANNEL 600V - 12Ω - 0.3A - SO-8
PowerMESH™II MOSFET
■
■
■
■
■
TYPE
VDSS
RDS(on)
ID
STS1NC60
600 V
< 15 Ω
0.3 A
TYPICAL RDS(on) = 12Ω
EXTREMELY HIGH dv/dt CAPABILITY
100% AVALANCHE TESTED
NEW HIGH VOLTAGE BENCHMARK
GATE CHARGE MINIMIZED
DESCRIPTION
The PowerMESH™II is the evolution of the first
generation of MESH OVERLAY™. The layout refinements introduced greatly improve the Ron*area
figure of merit while keeping the device at the leading edge for what concerns swithing speed, gate
charge and ruggedness.
SO-8
INTERNAL SCHEMATIC DIAGRAM
APPLICATIONS
AC ADAPTORS AND BATTERY CHARGERS
■ SWITH MODE POWER SUPPLIES (SMPS)
■
ABSOLUTE MAXIMUM RATINGS
Symbol
Value
Unit
Drain-source Voltage (VGS = 0)
600
V
Drain-gate Voltage (RGS = 20 kΩ)
600
V
Gate- source Voltage
±30
V
ID
Drain Current (continuos) at TC = 25°C
0.3
A
ID
Drain Current (continuos) at TC = 100°C
0.18
A
VDS
VDGR
VGS
IDM (● )
PTOT
dv/dt (1)
Tstg
Tj
Parameter
Drain Current (pulsed)
1.2
A
Total Dissipation at TC = 25°C
2.5
W
Derating Factor
0.02
W/°C
Peak Diode Recovery voltage slope
Storage Temperature
Max. Operating Junction Temperature
(•)Pulse width limited by safe operating area
.
July 2001
3
V/ns
–60 to 150
°C
150
°C
(1)ISD ≤0.3A, di/dt ≤100A/µs, VDD ≤ V (BR)DSS, Tj ≤ T JMAX
1/8
STS1NC60
THERMAL DATA
Rthj-pcb
Thermal Resistance Junction-PC Board
50
°C/W
Rthj-amb
Thermal Resistance Junction-ambient Max
(Surface Mounted)
60
°C/W
Maximum Lead Temperature For Soldering Purpose
260
°C
Tl
AVALANCHE CHARACTERISTICS
Symbol
Parameter
Max Value
Unit
IAR
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by Tj max)
0.3
A
EAS
Single Pulse Avalanche Energy
(starting Tj = 25 °C, ID = IAR, VDD = 50 V)
60
mJ
ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)
OFF
Symbol
V(BR)DSS
IDSS
IGSS
Parameter
Test Conditions
Min.
Typ.
Max.
600
Unit
Drain-source
Breakdown Voltage
ID = 250 µA, VGS = 0
V
Zero Gate Voltage
Drain Current (VGS = 0)
VDS = Max Rating
1
µA
VDS = Max Rating, TC = 125 °C
10
µA
Gate-body Leakage
Current (VDS = 0)
VGS = ± 30V
±100
nA
ON (1)
Symbol
Parameter
Test Conditions
VGS(th)
Gate Threshold Voltage
VDS = VGS, ID = 250µA
RDS(on)
Static Drain-source On
Resistance
VGS = 10V, ID = 0.5 A
Min.
Typ.
Max.
Unit
2
3
4
V
12
15
Ω
Typ.
Max.
Unit
DYNAMIC
Symbol
gfs (1)
2/8
Parameter
Forward Transconductance
Test Conditions
VDS > ID(on) x RDS(on)max,
ID = 0.5 A
VDS = 25V, f = 1 MHz, VGS = 0
Min.
0.87
S
108
pF
Ciss
Input Capacitance
Coss
Output Capacitance
18
pF
Crss
Reverse Transfer
Capacitance
2.5
pF
STS1NC60
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON
Symbol
td(on)
tr
Parameter
Turn-on Delay Time
Rise Time
Qg
Total Gate Charge
Qgs
Gate-Source Charge
Qgd
Gate-Drain Charge
Test Conditions
Min.
Typ.
Max.
Unit
VDD = 300V, ID = 0.5A
RG = 4.7Ω VGS = 10V
(see test circuit, Figure 3)
7.2
ns
8
ns
VDD = 480V, ID = 1A,
VGS = 10V
7.3
10
nC
3.4
nC
2.5
nC
SWITCHING OFF
Symbol
tr(Voff)
Parameter
Off-voltage Rise Time
tf
Fall Time
tc
Cross-over Time
Test Conditions
Min.
VDD = 480V, ID = 1 A,
RG = 4.7Ω, VGS = 10V
(see test circuit, Figure 5)
Typ.
Max.
Unit
33
ns
11
ns
43
ns
SOURCE DRAIN DIODE
Symbol
ISD
Parameter
Test Conditions
Min.
Typ.
Source-drain Current
ISDM (2)
Source-drain Current (pulsed)
VSD (1)
Forward On Voltage
ISD = 0.3 A, VGS = 0
trr
Reverse Recovery Time
Qrr
Reverse Recovery Charge
ISD = 1A, di/dt = 100A/µs,
VDD = 25V, Tj = 150°C
(see test circuit, Figure 5)
IRRM
Reverse Recovery Current
Max.
Unit
0.3
A
1.2
A
1.6
V
450
ns
720
µC
3.2
A
Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
Safe Operating Area
Thermal Impedance
3/8
STS1NC60
Output
Characteristics
.
Transfer Characteristics
Tranconductance
Static Drain-Source On Resistance
Gate Charge vs Gate-source Voltage
Capacitance Variations
4/8
STS1NC60
Normalized Gate Thereshold Voltage vs Temp.
Normalized On Resistance vs Temperature
Source-drain Diode Forward Characteristics
5/8
STS1NC60
Fig. 1: Unclamped Inductive Load Test Circuit
Fig. 2: Unclamped Inductive Waveform
Fig. 3: Switching Times Test Circuit For
Resistive Load
Fig. 4: Gate Charge test Circuit
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
6/8
STS1NC60
SO-8 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.25
a2
MAX.
0.003
0.009
1.65
0.064
a3
0.65
0.85
0.025
0.033
b
0.35
0.48
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.25
0.5
0.010
0.019
D
4.8
5.0
0.188
0.196
E
5.8
6.2
0.228
0.244
c1
45 (typ.)
e
1.27
e3
3.81
0.050
0.150
F
3.8
4.0
0.14
0.157
L
0.4
1.27
0.015
0.050
M
S
0.6
0.023
8 (max.)
0016023
7/8
STS1NC60
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
8/8