TSM103W Dual Operational Amplifier and Voltage Reference OPERATIONAL AMPLIFIER ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ LOW INPUT OFFSET VOLTAGE : 0.5mV typ. LOW SUPPLY CURRENT : 350µA/op. (@ VCC = 5V) MEDIUM BANDWIDTH (unity gain) : 0.9MHz LARGE OUTPUT VOLTAGE SWING : 0V to (VCC - 1.5V) INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND WIDE POWER SUPPLY RANGE : 3 to 32V ±1.5 TO ±16V 1.5kV ESD PROTECTION VOLTAGE REFERENCE FIXED OUTPUT VOLTAGE REFERENCE 2.5V ±0.4% OR ±0.7% VOLTAGE PRECISION SINK CURRENT CAPABILITY : 1 to 100mA TYPICAL OUTPUT IMPEDANCE : 0.2Ω D SO-8 (Plastic Micropackage) PIN CONNECTIONS (top view) DESCRIPTION The TSM103W is a monolithic IC that includes one independent op-amp and another op-amp for which the non-inverting input is wired to a 2.5V fixed Voltage Reference. This device offers both space and cost savings in many applications such as power supply management or data acquisition systems. Output 1 1 OP1 OP2 Inverting Input 1 2 Non-inverting Input 1 3 V - 4 CC - + VRef 8 VCC+ 7 Output 2 6 Inverting Input 2 + - 5 Non-inverting Input 2 ORDER CODE Part Number TSM103WID TSM103WIDT TSM103WAID TSM103WAIDT April 2004 Temperature Package Packaging Range -40, +105°C SO-8 Tube Tape & Ree Tube Tape & Reel Revision 3 1/7 TSM103W 1 ABSOLUTE MAXIMUM RATINGS ABSOLUTE MAXIMUM RATINGS Symbol Parameter VCC Supply Voltage Vid Differential Input Voltage Vi Input VoltageL Tstg Ik Tj Rthja Tl ESD Value Unit 36 V Vcc + 0.6 V -0.3 to Vcc + 0.3V V Storage temperature range -65 to + 150 °C Continuous cathode current range Maximum Junction Temperature -100 to 150 mA 150 °C Thermal Resistance Junction to Ambient (SO package) 175 °C/W Maximum Lead Temperature (10 seconds maximum) 260 °C Electrostatic Discharge Protection 1.5 kV Value Unit OPERATING CONDITIONS Symbol 2/7 Parameter Vcc Ik DC Supply Conditions Vref Cathode Current Toper Operating Free-air Temperature Range 3 to 32 V 1 to 100 mA -40°C, +105°C °C ELECTRICAL CHARACTERISTICS 2 TSM103W ELECTRICAL CHARACTERISTICS Symbol ICC Parameter Min. Total Supply Current, excluding Current in the Voltage Reference Vcc+ = 5V, no load Tmin. < Tamb < Tmax. Vcc+ = 30V, no load Tmin. < Tamb < Tmax Typ. Max. 0.7 1.2 2 Unit mA OPERATOR 2 (independent op-amp) VCC+ = +5V, VCC = Ground, Vo = 1.4V,Tamb = 25°C (unless otherwise specified) Symbol Vio DVio Iio Iib Parameter Min. Input Offset Voltage Vicm = 0V TSM103WA, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. TSM103W, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. Input Offset Voltage Drift Input Offset Current Tmin. ≤ Tamb ≤ Tmax. Typ. Max. Unit 2 3 mV 0.5 1 4 5 µV/°C 7 2 Input Bias Current Tmin. ≤ Tamb ≤ Tmax 20 75 150 nA 150 200 nA Avd Large Signal Voltage Gain VCC = 15V, RL = 2k, Vo = 1.4V to 11.4V Tmin. ≤ Tamb ≤ Tmax. 50 25 100 V/mV SVR Supply Voltage Rejection Ratio VCC = 5V to 30V 65 100 dB Vicm CMR Isource Io Isink VOH VOL SR Input Common Mode Voltage Range VCC = +30V - see note 1 Tmin. ≤ Tamb ≤ Tmax. Common Mode Rejection Ratio Tmin. ≤ Tamb ≤ Tmax. Output Current Source VCC = +15V, Vo = 2V, Vid = +1V Low Level Output Voltage RL = 10k Tmin. ≤ Tamb ≤ Tmax. Slew Rate at Unity Gain Vi = 0.5 to 3V, VCC = 15V RL = 2k, CL = 100pF, unity gain (VCC+) -2 70 60 85 20 40 Short Circuit to Ground VCC = +15V Output Current Sink Vid = -1V, VCC = +15V, Vo = 2V VCC = +15V, Vo = 0.2V High Level Output Voltage VCC+ = 30V Tamb = 25°C, RL = 2k Tmin. ≤ Tamb ≤ Tmax Tamb = 25°C, RL = 10k Tmin. ≤ Tamb ≤ Tmax. (VCC+) -1.5 0 0 40 10 12 20 50 26 26 27 27 27 0.2 dB mA 60 0.4 mA mA µA V 28 5 V 20 20 mV V/µs 3/7 TSM103W Symbol GBP THD en ELECTRICAL CHARACTERISTICS Parameter Gain Bandwidth Product VCC = 30V,RL = 2k, CL = 100pF f = 100kHz, Vin = 10mV Min. Typ. 0.5 0.9 Total Harmonic Distortion f = 1kHz AV = 20dB,RL = 2k, VCC = 30V CL = 100pF, Vo = 2Vpp Equivalent Input Noise Voltage f = 1kHz, Rs = 100Ω Vcc = 30V Max. Unit MHz 0.02 % nV/√Hz 50 1) The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is VCC+ - 1.5V. Both inputs can go to Vcc+ 0.3V without damage. OPERATOR 1 (op-amp with non-inverting input connected to the internal Vref) VCC+ = +5V, VCC- = Ground, Tamb = 25°C (unless otherwise specified) Symbol Vio Input Offset Voltage Drift Input Bias Current negative input Large Signal Voltage Gain VCC = 15V, RL = 2k, Vo = 1.4V to 11.4V Tmin. ≤ Tamb ≤ Tmax Supply Voltage Rejection Ratio Vicm = 0V VCC+ = 5V to 30V Isource Output Current Source Vo = 2V VCC = +15V, Vid = +1V Io Short Circuit to Ground VCC = +15V DVio Iib Avd SVR Isink VOH 4/7 Parameter Min. Input Offset Voltage Vicm = 0V TSM103WA, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. TSM103W, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. Output Current Sink Vid = -1V, VCC = +15V, Vo = 2V VCC = +15V, Vo = 0.2V High Level Output Voltage VCC+ = 30V Tamb = 25°C, RL = 2k Tmin. ≤ Tamb ≤ Tmax. Tamb = 25°C, RL = 10k Tmin. ≤ Tamb ≤ Tmax. VOL Low Level Output Voltage RL = 10k Tmin. ≤ Tamb ≤ Tmax. SR Slew Rate at Unity Gain Vi = 0.5 to 2V, VCC = 15V RL = 2k, CL = 100pF, unity gain Typ. 0.5 1 Max. Unit 2 3 4 5 mV 7 µV/°C 20 nA 100 V/mV 65 100 dB 20 40 mA 40 10 12 20 50 26 26 27 27 27 mA mA µA V 28 5 0.2 60 0.4 20 20 mV V/µs ELECTRICAL CHARACTERISTICS Symbol Parameter GBP Gain Bandwidth Product VCC = 30V,RL = 2k, CL = 100pF f = 100kHz, Vin = 10mV THD Total Harmonic Distortion f = 1kHz AV = 20dB,RL = 2k, VCC = 30V CL = 100pF, Vo = 2Vpp TSM103W Min. Typ. 0.5 0.9 Max. Unit MHz 0.02 % VOLTAGE REFERENCE Symbol Vref ∆Vref Imin |ZKA| Parameter Reference Input Voltage, Ik=10mA TSM103WA ±0.4% Tamb = 25°C Tmin. ≤ Tamb ≤ Tmax. TSM103W ±0.7% Tamb = 25°C Tmin. ≤ Tamb ≤ Tmax. Reference Input Voltage Deviation Over Temperature Range VKA = Vref; Ik = 10mA Tmin. ≤ Tamb ≤ Tmax. Minimum Cathode Current for Regulation VKA = Vref Min. Typ. Max. Unit 2.49 2.48 2.482 2.465 2.5 2.51 2.52 2.518 2.535 V 7 30 mV 0.5 1 mA 0.2 0.5 Ω 2.500 1 Dynamic Impedance - note VKA = Vref, ∆IK = 1 to 100mA, f < 1kHz 1) The dynamic impedance is defined as [ZKA| = ∆VKA/∆IK 5/7 TSM103W ELECTRICAL CHARACTERISTICS PACKAGE MECHANICAL DATA SO-8 MECHANICAL DATA DIM. mm. MIN. TYP inch MAX. MIN. TYP. MAX. A 1.35 1.75 0.053 0.069 A1 0.10 0.25 0.04 0.010 A2 1.10 1.65 0.043 0.065 B 0.33 0.51 0.013 0.020 C 0.19 0.25 0.007 0.010 D 4.80 5.00 0.189 0.197 E 3.80 4.00 0.150 0.157 e 1.27 0.050 H 5.80 6.20 0.228 0.244 h 0.25 0.50 0.010 0.020 L 0.40 1.27 0.016 0.050 k ddd 8˚ (max.) 0.1 0.04 0016023/C 6/7 SUMMARY OF CHANGES 3 TSM103W SUMMARY OF CHANGES Date Revision 1-2 02-April-2004 3 Description of Changes First Release 1 - Vid=Vcc+0.6 modified on AMR table - page 2 2 - Add Ik parameter on AMR table - page 2 3 - Avd test condition equal on both tables Operator 1 & Operator 2 pages 3 & 4 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Repubic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com 7/7