HVLED805 Off-line LED driver with primary-sensing Features ■ 800 V, avalanche rugged internal power MOSFET ■ 5% accuracy on constant LED output current with primary control ■ Optocoupler not needed ■ Quasi-resonant (QR) zero voltage switching (ZVS) operation ■ Internal HV start-up circuit ■ Open or short LED string management ■ Automatic self supply ■ Input voltage feed-forward for mains independent cc regulation SO16N Table 1. Device summary Order codes Package HVLED805 Packaging Tube SO16N HVLED805TR Tape and reel Applications ■ AC-DC led driver applications ■ LED retrofit lamps (i.e. E27, GU10) Figure 1. Application diagram Vin VCC HV start-up & SUPPLY LOGIC PROT ECTION & FEEDFORWARD LOGIC Vref DE MAG LOGIC 3.3V Vref ... 1V Rfb OCP CONSTANT VOLTAGE REGULATION COMP LED DRIVING LOGIC CONSTANT CURRENT REGULATION DMG Rdmg DRAIN Rcomp Vc ILED GND SOURCE Rsens e CLED Cc omp October 2010 Doc ID 18077 Rev 1 1/29 www.st.com 29 Contents HVLED805 Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 4 Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 5 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1 Power section and gate driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.2 High voltage startup generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.3 Secondary side demagnetization detection and triggering block . . . . . . . 15 5.4 Constant voltage operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.5 Constant current operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.6 Voltage feedforward block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.7 Burst-mode operation at no load or very light load . . . . . . . . . . . . . . . . . . 22 5.8 Soft-start and starter block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 5.9 Hiccup mode OCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 5.10 Layout recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 6 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 2/29 Doc ID 18077 Rev 1 HVLED805 1 Description Description The HVLED805 is a high-voltage primary switcher intended for operating directly from the rectified mains with minimum external parts to provide an efficient, compact and cost effective solution for LED driving. It combines a high-performance low-voltage PWM controller chip and an 800V, avalanche-rugged power MOSFET, in the same package. The PWM is a current-mode controller IC specifically designed for ZVS (zero voltage switching) fly-back LED drivers, with constant output current (CC) regulation using primarysensing feedback. This eliminates the need for the opto-coupler, the secondary voltage reference, as well as the current sense on the secondary side, still maintaining a good LED current accuracy. Moreover it guarantees a safe operation when short circuit of one or more LEDs occurs. In addition, the device can also provide a constant output voltage regulation (CV): it makes the application able to work safely when the LED string opens due to a failure. Quasi-resonant operation is achieved by means of a transformer demagnetization sensing input that triggers MOSFET’s turn-on. This input serves also as both output voltage monitor, to perform CV regulation, and input voltage monitor, to achieve mains-independent CC regulation (line voltage feed forward). The maximum switching frequency is top-limited below 166 kHz, so that at medium-light load a special function automatically lowers the operating frequency still maintaining the operation as close to ZVS as possible. At very light load, the device enters a controlled burst-mode operation that, along with the built-in high-voltage start-up circuit and the low operating current of the device, helps minimize the residual input consumption. Although an auxiliary winding is required in the transformer to correctly perform CV/CC regulation, the chip is able to power itself directly from the rectified mains. This is useful especially during CC regulation, where the fly-back voltage generated by the winding drops. In addition to these functions that optimize power handling under different operating conditions, the device offers protection features that considerably increase end-product’s safety and reliability: auxiliary winding disconnection or brownout detection and shorted secondary rectifier or transformer’s saturation detection. All of them are auto restart mode. Doc ID 18077 Rev 1 3/29 Maximum ratings 2 HVLED805 Maximum ratings Table 2. Symbol VDS ID Eav Absolute maximum ratings Pin Parameter 1,2, 13-16 Drain-to-source (ground) voltage 1,2, 13-16 Drain current (1) 1,2, 13-16 Single pulse avalanche energy (Tj = 25°C, ID = 0.7A) Value Unit -1 to 800 V 1 A 50 mJ Vcc 3 Supply voltage (Icc < 25mA) Self limiting V IDMG 6 Zero current detector current ±2 mA Vcomp 7 Analog input -0.3 to 3.6 V 0.9 W Ptot Power dissipation @TA = 50°C TJ Junction temperature range -40 to 150 °C Storage temperature -55 to 150 °C Max. value Unit Tstg 1. Limited by maximum temperature allowed. Table 3. Symbol 4/29 Thermal data Parameter RthJP Thermal resistance, junction-to-pin 10 RthJA Thermal resistance, junction-to-ambient 110 °C/W Doc ID 18077 Rev 1 HVLED805 3 Electrical characteristics Electrical characteristics TJ = -25 to 125 °C, Vcc=14 V; unless otherwise specified. Table 4. Electrical characteristics Symbol Parameter Test condition Min. Typ. Max. Unit Power section V(BR)DSS Drain-source breakdown IDSS ID< 100 µA; Tj = 25 °C 800 VDS = 750V; Tj = 125 °C (See Figure 4 and note) Off state drain current 80 Id=250 mA; Tj = 25 °C RDS(on) Coss V 11 14 Drain-source ON-state resistance Id=250 mA; Tj = 125 °C µA Ω 28 Effective (energy-related) output capacitance (See Figure 3) High-voltage start-up generator VStart Icharge Min. drain start voltage Icharge < 100µA 40 50 60 4 5.5 7 Vcc startup charge current VDRAIN> VStart; Vcc<VccOn, Tj = 25 °C mA VDRAIN> VStart; Vcc<VccOn VCCrestart (1) Vcc restart voltage (Vcc falling) V +/-10% 9.5 10.5 11.5 V After protection tripping 5 Supply voltage Vcc Operating range After turn-on VccOn Turn-on threshold (1) 12 VccOff Turn-off threshold (1) Zener voltage Icc = 20mA VZ 11.5 23 V 13 14 V 9 10 11 V 23 25 27 V (See Figure 5) 200 300 µA Supply current Iccstart-up Start-up current Iq Quiescent current (See Figure 6) 1 1.4 mA Icc Operating supply current @ 50 kHz (See Figure 7) 1.4 1.7 mA Fault quiescent current During hiccup and brownout (See Figure 8) 250 350 µA 105 140 175 µs 420 500 700 µs 0.1 1 µA Iq(fault) Start-up timer TRESTART Start timer period TSTART Restart timer period during burst mode Demagnetization detector IDMGb Input bias current VDMG = 0.1 to 3V Doc ID 18077 Rev 1 5/29 Electrical characteristics Table 4. HVLED805 Electrical characteristics (continued) Symbol Parameter Test condition Min. Typ. Max. Unit VDMGH Upper clamp voltage IDMG = 1 mA 3.0 3.3 3.6 V VDMGL Lower clamp voltage IDMG = - 1 mA -90 -60 -30 mV VDMGA Arming voltage positive-going edge 100 110 120 mV VDMGT Triggering voltage negative-going edge 50 60 70 mV IDMGON Min. source current during MOSFET ON-time -25 -50 -75 µA TBLANK Trigger blanking time after MOSFET’s turn-off VCOMP ≥ 1.3V 6 VCOMP = 0.9V 30 IDMG = 1mA 45 µs Line feedforward RFF Equivalent feedforward resistor Ω Transconductance error amplifier Tj = 25 °C (1) 2.45 2.51 2.57 Tj = -25 to 125°C and Vcc=12V to 23V (1) 2.4 2.6 1.3 VREF Voltage reference gm Transconductance ΔICOMP = ±10 µA VCOMP = 1.65 V Gv Voltage gain Open loop GB Gain-bandwidth product V 2.2 3.2 mS 73 dB 500 kHz Source current VDMG = 2.3V, VCOMP = 1.65V 70 100 µA Sink current VDMG = 2.7V, VCOMP = 1.65V 400 750 µA VCOMPH Upper COMP voltage VDMG = 2.3V 2.7 V VCOMPL Lower COMP voltage VDMG = 2.7V 0.7 V 1 V 65 mV ICOMP VCOMPBM Burst-mode threshold Hys Burst-mode hysteresis Current reference VILEDx Maximum value VCLED Current reference voltage VCOMP = VCOMPL (1) 1.5 1.6 1.7 V 0.192 0.2 0.208 V 200 250 300 ns Current sense tLEB td(H-L) VCSx VCSdis Leading-edge blanking Delay-to-output 300 Max. clamp value (1) dVcs/dt Hiccup-mode OCP level (1) 1. Parameters tracking each other 6/29 Doc ID 18077 Rev 1 = 200 mV/µs ns 0.7 0.75 0.8 V 0.92 1 1.08 V HVLED805 4 Pin connection Pin connection Figure 2. Pin connection (top view) SOURCE 1 16 DRAIN SOURCE 2 15 DRAIN VCC 3 14 DRAIN GND 4 13 DRAIN ILED 5 12 N.C. DMG 6 11 N.A. 7 10 8 9 COMP N.A. Note: N.A. N.A. The copper area for heat dissipation has to be designed under the drain pins Doc ID 18077 Rev 1 7/29 Pin connection Table 5. N. 1, 2 HVLED805 Pin functions Name Function Power section source and input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor connected between the pin and GND. The resulting voltage is compared with an internal reference (0.75V typ.) to determine MOSFET’s turn-off. The pin is SOURCE equipped with 250 ns blanking time after the gate-drive output goes high for improved noise immunity. If a second comparison level located at 1V is exceeded the IC is stopped and restarted after Vcc has dropped below 5V. 3 VCC Supply Voltage of the device. An electrolytic capacitor, connected between this pin and ground, is initially charged by the internal high-voltage start-up generator; when the device is running the same generator will keep it charged in case the voltage supplied by the auxiliary winding is not sufficient. This feature is disabled in case a protection is tripped. Sometimes a small bypass capacitor (100nF typ.) to GND might be useful to get a clean bias voltage for the signal part of the IC. 4 GND Ground. Current return for both the signal part of the IC and the gate drive. All of the ground connections of the bias components should be tied to a trace going to this pin and kept separate from any pulsed current return. ILED CC regulation loop reference voltage. An external capacitor will be connected between this pin and GND. An internal circuit develops a voltage on this capacitor that is used as the reference for the MOSFET’s peak drain current during CC regulation. The voltage is automatically adjusted to keep the average output current constant. 6 DMG Transformer’s demagnetization sensing for quasi-resonant operation. Input/output voltage monitor. A negative-going edge triggers MOSFET’s turn-on. The current sourced by the pin during MOSFET’s ON-time is monitored to get an image of the input voltage to the converter, in order to compensate the internal delay of the current sensing circuit and achieve a CC regulation independent of the mains voltage. If this current does not exceed 50µA, either a floating pin or an abnormally low input voltage is assumed, the device is stopped and restarted after Vcc has dropped below 5V. Still, the pin voltage is sampled-and-held right at the end of transformer’s demagnetization to get an accurate image of the output voltage to be fed to the inverting input of the internal, transconductance-type, error amplifier, whose noninverting input is referenced to 2.5V. Please note that the maximum IDMG sunk/sourced current has to not exceed ±2 mA (AMR) in all the Vin range conditions. No capacitor is allowed between the pin and the auxiliary transformer. 7 COMP Output of the internal transconductance error amplifier. The compensation network will be placed between this pin and GND to achieve stability and good dynamic performance of the voltage control loop. 8-11 N.A Not available. These pins must be left not connected 12 N.C Not internally connected. Provision for clearance on the PCB to meet safety requirements. 13 to 16 DRAIN 5 8/29 Drain connection of the internal power section. The internal high-voltage start-up generator sinks current from this pin as well. Pins connected to the internal metal frame to facilitate heat dissipation. Doc ID 18077 Rev 1 HVLED805 Pin connection Figure 3. COSS output capacitance variation 500 C OSS (pF) 400 300 200 100 0 0 25 50 75 100 125 150 V DS (V) Figure 4. Off state drain and source current test circuit + - 1 4V V CC 2.5V A D RA IN + CUR RE NT CON TR OL - D MG COM P Note: Idss IL ED G ND V in 75 0V S OUR CE The measured IDSS is the sum between the current across the 12 MΩ start-up resistor (62.5 µA typ. @ 750 V) and the effective MOSFET’s off state drain current Doc ID 18077 Rev 1 9/29 Pin connection HVLED805 Figure 5. Start-up current test circuit + Icc sta rt-u p A - 1 1.8 V V CC 2.5V D RA IN CUR RE NT CON TR OL D MG COM P Figure 6. IL ED G ND S OUR CE Quiescent current test circuit + Iq _m ea s A - VC C 2 .5V 14 V DR AIN C UR REN T C ONT RO L DM G 33 k - 3V C OMP ILE D GN D SO URC E + + 1 0k + - Iq = Iq_meas - 10/29 - 0.8 V 0.11⋅ 3V -100μ A 3.3kΩ Doc ID 18077 Rev 1 0 .2V HVLED805 Pin connection Figure 7. Operating supply current test circuit + Icc A - 1 .5k 2W 15 V 27 k V CC DRA IN 2 20 k 2.5 V + CU RRE NT CO NTR OL - D MG 10 k 15 0V 10 k CO MP IL ED GND S OU RCE 10 5 .6 + 2 .8V + 5 0kHz - Note: - -5 V The circuit across the DMG pin is used for switch-on synchronization Figure 8. Quiescent current during fault test circuit + Iq (fa ult) A - V CC 2.5V 1 4V D RA IN CUR RE NT CON TR OL D MG COM P IL ED Doc ID 18077 Rev 1 G ND S OUR CE 11/29 Application information 5 HVLED805 Application information The HVLED805 is an off-line all-primary sensing switching regulator, specific for offline LED drivers based on quasi-resonant ZVS (zero voltage switching at switch turn-on) flyback topology. Depending on converter’s load condition, the device is able to work in different modes (Figure 9 for constant voltage operation): 1. QR mode at heavy load. Quasi-resonant operation lies in synchronizing MOSFET's turn-on to the transformer’s demagnetization by detecting the resulting negative-going edge of the voltage across any winding of the transformer. Then the system works close to the boundary between discontinuous (DCM) and continuous conduction (CCM) of the transformer. As a result, the switching frequency will be different for different line/load conditions (see the hyperbolic-like portion of the curves in Figure 9). Minimum turn-on losses, low EMI emission and safe behavior in short circuit are the main benefits of this kind of operation. The resulting constant current mode fixes the average current also in case of a short-circuit failure of one or more LEDs. 2. Valley-skipping mode at medium/ light load. Depending on voltage on COMP pin, the device defines the maximum operating frequency of the converter. As the load is reduced MOSFET’s turn-on will not any more occur on the first valley but on the second one, the third one and so on. In this way the switching frequency will no longer increase (piecewise linear portion in Figure 9). 3. Burst-mode with no or very light load. When the load is extremely light or disconnected, the converter will enter a controlled on/off operation with constant peak current. Decreasing the load will then result in frequency reduction, which can go down even to few hundred hertz, thus minimizing all frequency-related losses and making it easier to comply with energy saving regulations or recommendations. Being the peak current very low, no issue of audible noise arises. Thanks to this feature, the application is able to safely manage the open circuit caused by an LED failure. Figure 9. Multi-mode operation of HVLED805 (Constant voltage operation) f osc Input voltage f sw Valley-skipping mode Burst-mode Quasi-resonant mode 0 Pin 12/29 Doc ID 18077 Rev 1 Pinmax HVLED805 5.1 Application information Power section and gate driver The power section guarantees safe avalanche operation within the specified energy rating as well as high dv/dt capability. The Power MOSFET has a V(BR)DSS of 800V min. and a typical RDSon of 11 Ω. The gate driver of the power MOSFET is designed to supply a controlled gate current during both turn-on and turn-off in order to minimize common mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power MOSFET cannot be turned on accidentally. 5.2 High voltage startup generator Figure 10 shows the internal schematic of the high-voltage start-up generator (HV generator). It includes an 800 V-rated N-channel MOSFET, whose gate is biased through the series of a 12 MΩ resistor and a 14 V zener diode, with a controlled, temperaturecompensated current generator connected to its source. The HV generator input is in common with the DRAIN pin, while its output is the supply pin of the device (Vcc). A mains “UVLO” circuit (separated from the UVLO of the device that sense Vcc) keeps the HV generator off if the drain voltage is below VSTART (50 V typical value). Figure 10. High-voltage start-up generator: internal schematic DRAIN 14 V Vc c _O K 12 M Ma i ns UV LO H V_ EN IHV Vcc CO NTRO L Ic ha rge S OURCE With reference to the timing diagram of Figure 11, when power is applied to the circuit and the voltage on the input bulk capacitor is high enough, the HV generator is sufficiently biased to start operating, thus it will draw about 5.5 mA (typical) from the bulk capacitor. Doc ID 18077 Rev 1 13/29 Application information HVLED805 Most of this current will charge the bypass capacitor connected between the Vcc pin and ground and make its voltage rise linearly. As the Vcc voltage reaches the start-up threshold (13 V typ.) the chip starts operating, the internal power MOSFET is enabled to switch and the HV generator is cut off by the Vcc_OK signal asserted high. The IC is powered by the energy stored in the Vcc capacitor. The chip is able to power itself directly from the rectified mains: when the voltage on the VCC pin falls below Vccrestart (10.5V typ.), during each MOSFET’s off-time the HV current generator is turned on and charges the supply capacitor until it reaches the VCCOn threshold. In this way, the self-supply circuit develops a voltage high enough to sustain the operation of the device. This feature is useful especially during CC regulation, when the flyback voltage generated by the auxiliary winding alone may not be able to keep Vcc above VCCrestart. At converter power-down the system will lose regulation as soon as the input voltage falls below VStart. This prevents converter’s restart attempts and ensures monotonic output voltage decay at system power-down. Figure 11. Timing diagram: normal power-up and power-down sequences Vin VStart Vcc t VccON Vccrestart t DRAIN Icharge t 5.5 mA Power-on 14/29 Normal operation CV mode Doc ID 18077 Rev 1 Normal operation CC mode Power-off t HVLED805 Secondary side demagnetization detection and triggering block The demagnetization detection (DMG) and Triggering blocks switch on the power MOSFET if a negative-going edge falling below 50 mV is applied to the DMG pin. To do so, the triggering block must be previously armed by a positive-going edge exceeding 100 mV. This feature is used to detect transformer demagnetization for QR operation, where the signal for the DMG input is obtained from the transformer’s auxiliary winding used also to supply the IC. Figure 12. DMG block, triggering block R dmg DMG D MG CLAMP BLAN KIN G TIME ST AR TER Rfb Aux T UR N-ON LOGIC 110mV 60mV S + 5.3 Application information Q From CC/C V Block LEB To Driver R From OCP The triggering block is blanked after MOSFET’s turn-off to prevent any negative-going edge that follows leakage inductance demagnetization from triggering the DMG circuit erroneously. This blanking time is dependent on the voltage on COMP pin: it is TBLANK = 30 µs for VCOMP = 0.9 V, and decreases almost linearly down to TBLANK = 6 µs for VCOMP = 1.3 V The voltage on the pin is both top and bottom limited by a double clamp, as illustrated in the internal diagram of the DMG block of Figure 12. The upper clamp is typically located at 3.3 V, while the lower clamp is located at -60mV. The interface between the pin and the auxiliary winding will be a resistor divider. Its resistance ratio as well as the individual resistance values will be properly chosen (see “Section 5.5: Constant current operation on page 18” and “Section 5.6: Voltage feedforward block on page 20”. Please note that the maximum IDMG sunk/sourced current has to not exceed ±2 mA (AMR) in all the Vin range conditions. No capacitor is allowed between DMG pin and the auxiliary transformer. The switching frequency is top-limited below 166 kHz, as the converter’s operating frequency tends to increase excessively at light load and high input voltage. A Starter block is also used to start-up the system, that is, to turn on the MOSFET during converter power-up, when no or a too small signal is available on the DMG pin. The starter frequency is 2 kHz if COMP pin is below burst mode threshold, i.e. 1 V, while it becomes 8 kHz if this voltage exceed this value. Doc ID 18077 Rev 1 15/29 Application information HVLED805 After the first few cycles initiated by the starter, as the voltage developed across the auxiliary winding becomes large enough to arm the DMG circuit, MOSFET’s turn-on will start to be locked to transformer demagnetization, hence setting up QR operation. The starter is activated also when the IC is in CC regulation and the output voltage is not high enough to allow the DMG triggering. If the demagnetization completes – hence a negative-going edge appears on the DMG pin – after a time exceeding time TBLANK from the previous turn-on, the MOSFET will be turned on again, with some delay to ensure minimum voltage at turn-on. If, instead, the negativegoing edge appears before TBLANK has elapsed, it will be ignored and only the first negativegoing edge after TBLANK will turn-on the MOSFET. In this way one or more drain ringing cycles will be skipped (“valley-skipping mode”, Figure 13) and the switching frequency will be prevented from exceeding 1/TBLANK. Figure 13. Drain ringing cycle skipping as the load is progressively reduced VDS VDS TON TFW TV Tosc VDS t t Tosc Pin = Pin' (limit condition) t Tosc Pin = Pin'' < Pin' Pin = Pin''' < Pin'' Note: That when the system operates in valley skipping-mode, uneven switching cycles may be observed under some line/load conditions, due to the fact that the OFF-time of the MOSFET is allowed to change with discrete steps of one ringing cycle, while the OFF-time needed for cycle-by-cycle energy balance may fall in between. Thus one or more longer switching cycles will be compensated by one or more shorter cycles and vice versa. However, this mechanism is absolutely normal and there is no appreciable effect on the performance of the converter or on its output voltage. 5.4 Constant voltage operation The IC is specifically designed to work in primary regulation and the output voltage is sensed through a voltage partition of the auxiliary winding, just before the auxiliary rectifier diode. Figure 14 shows the internal schematic of the constant voltage mode and the external connections. 16/29 Doc ID 18077 Rev 1 HVLED805 Application information Figure 14. Voltage control principle: internal schematic DMG S/H - Rdmg EA + Rfb + Aux To PWM Logic CV 2.5V DEMAG LOGIC F rom Rsense COMP R C Due to the parasitic wires resistance, the auxiliary voltage is representative of the output just when the secondary current becomes zero. For this purpose, the signal on DMG pin is sampled-and-held at the end of transformer’s demagnetization to get an accurate image of the output voltage and it is compared with the error amplifier internal reference. During the MOSFET’s OFF-time the leakage inductance resonates with the drain capacitance and a damped oscillation is superimposed on the reflected voltage. The S/H logic is able to discriminate such oscillations from the real transformer’s demagnetization. When the DMG logic detects the transformer’s demagnetization, the sampling process stops, the information is frozen and compared with the error amplifier internal reference. The internal error amplifier is a transconductance type and delivers an output current proportional to the voltage unbalance of the two outputs: the output generates the control voltage that is compared with the voltage across the sense resistor, thus modulating the cycle-by-cycle peak drain current. The COMP pin is used for the frequency compensation: usually, an RC network, which stabilizes the overall voltage control loop, is connected between this pin and ground. The output voltage can be defined according the formula: Equation 1 RFB = VREF ⋅ RDMG n AUX ⋅ VOUT − VREF nSEC Where nSEC and nAUX are the secondary and auxiliary turn’s number respectively. The RDMG value can be defined depending on the application parameters (see “Section 5.6: Voltage feedforward block on page 20” section). Doc ID 18077 Rev 1 17/29 Application information 5.5 HVLED805 Constant current operation Figure 15 presents the principle used for controlling the average output current of the flyback converter. The output voltage of the auxiliary winding is used by the demagnetization block to generate the control signal for the mosfet switch Q1. A resistor R in series with it absorbs a current VC/R, where VC is the voltage developed across the capacitor C. The flip-flop’s output is high as long as the transformer delivers current on secondary side. This is shown in Figure 16. The capacitor C has to be chosen so that its voltage VC can be considered as a constant. Since it is charged and discharged by currents in the range of some ten µA (ICLED is typically 20 µA) at the switching frequency rate, a capacitance value in the range 4.7-10 nF is suited for switching frequencies in the ten kHz. The average output current can be expressed as: Equation 2 IOUT = IS ⎛ TONSEC ⎞ ⋅⎜ ⎟ 2 ⎝ T ⎠ Where IS is the secondary peak current, TONSEC is the conduction time of the secondary side and T is the switching period. Taking into account the transformer ratio n between primary and secondary side, IS can also be expressed is a function of the primary peak current IP: Equation 3 IS = n ⋅ IP As in steady state the average current IC: Equation 4 V ⎞ ⎛ ICLED ⋅ (T − TONSEC ) + ⎜ ICLED − C ⎟ ⋅ TONSEC = 0 R ⎠ ⎝ Which can be solved for VC: Equation 5 VC = VCLED ⋅ T TONSEC Where VCLED=R • ILED and is internally defined. As VC is fed to the CC comparator, the primary peak current can be expressed as: 18/29 Doc ID 18077 Rev 1 HVLED805 Application information Equation 6 IP = VC R SENSE Combining (2), (3) (5) and (6): Equation 7 IOUT = n VCLED ⋅ 2 R SENSE This formula shows that the average output current does not depend anymore on the input or the output voltage, neither on transformer inductance values. The external parameters defining the output current are the transformer ratio n and the sense resistor RSENSE. Figure 15. Current control principle . Iref To PWM Logic CC + R F rom R sense R dmg DMG S D EMAG LOGIC Q1 Q R Rfb Aux ILED CLED Doc ID 18077 Rev 1 19/29 Application information HVLED805 Figure 16. Constant current operation: Switching cycle waveforms T IP t Is t Q t IC ICLED V ICLED =− C R 5.6 t Voltage feedforward block The current control structure uses the voltage VC to define the output current, according to (7). Actually, the CC comparator will be affected by an internal propagation delay Td, which will switch off the MOSFET with a peak current than higher the foreseen value. This current overshoot will be equal to: Equation 8 Δ IP = VIN ⋅ Td LP Will introduce an error on the calculated CC setpoint, depending on the input voltage. The HVLED805 implements a Line Feedforward function, which solves the issue by introducing an input voltage dependent offset on the current sense signal, in order to adjust the cycle-by-cycle current limitation. The internal schematic is shown in Figure 17. 20/29 Doc ID 18077 Rev 1 HVLED805 Application information Figure 17. Feedforward compensation: internal schematic DRAIN DMG F eedforward Logic . Rfb Aux CC Block IF F - Rdmg CC PWM LOGIC + RFF SO URCE Rsense During MOSFET’s ON-time the current sourced from DMG pin is mirrored inside the “Feedforward Logic” block in order to provide a feedforward current, IFF. Such “feedforward current” is proportional to the input voltage according to the formula: Equation 9 IFF = VIN m ⋅ R dmg Where m is the primary-to-auxiliary turns ratio. According to the schematic, the voltage on the non-inverting comparator will be: Equation 10 V(-) = R SENSE ⋅ ID +IFF ⋅ (RFF +RSENSE ) The offset introduced by feedforward compensation will be: Equation 11 VOFFSET = VIN ⋅ (RFF + RSENSE ) m ⋅ R dmg As RFF>>RSENSE, the previous one can be simplified as: Equation 12 VOFFSET = VIN ⋅ RFF m ⋅ R dmg Doc ID 18077 Rev 1 21/29 Application information HVLED805 This offset is proportional to VIN and is used to compensate the current overshoot, according to the formula: Equation 13 VIN ⋅ Td V ⋅R ⋅ RSENSE = IN FF Lp m ⋅ R dmg Finally, the Rdmg resistor can be calculated as follows: Equation 14 R dmg = L p ⋅ RFF NAUX ⋅ NPRI Td ⋅ R SENSE In this case the peak drain current does not depend on input voltage anymore. One more consideration concerns the Rdmg value: during MOSFET’s ON-time, the current sourced by the DMG pin, IDMG, is compared with an internal reference current IDMGON (-50 µA typical). If IDMG < IDMGON, the brownout function is activated and the IC is shut-down. This feature is especially important when the auxiliary winding is accidentally disconnected and considerably increases the end-product’s safety and reliability. 5.7 Burst-mode operation at no load or very light load When the voltage at the COMP pin falls 65 mV below a threshold fixed internally at a value, VCOMPBM, the IC is disabled with the MOSFET kept in OFF state and its consumption reduced at a lower value to minimize Vcc capacitor discharge. In this condition the converter operates in burst-mode (one pulse train every TSTART=500 µs), with minimum energy transfer. As a result of the energy delivery stop, the output voltage decreases: after 500 µs the controller switches-on the MOSFET again and the sampled voltage on the DMG pin is compared with the internal reference. If the voltage on the EA output, as a result of the comparison, exceeds the VCOMPL threshold, the device restarts switching, otherwise it stays OFF for another 500 µs period. In this way the converter will work in burst-mode with a nearly constant peak current defined by the internal disable level. A load decrease will then cause a frequency reduction, which can go down even to few hundred hertz, thus minimizing all frequency-related losses and making it easier to comply with energy saving regulations. This kind of operation, shown in the timing diagrams of Figure 19 along with the others previously described, is noise-free since the peak current is low 22/29 Doc ID 18077 Rev 1 HVLED805 Application information Figure 18. Load-dependent operating modes: timing diagrams COMP 65 mV hyster. VCOMPL IDS Normal-mode 5.8 TSTART TSTART TSTART Burst-mode TSTART Normal-mode Soft-start and starter block The soft start feature is automatically implemented by the constant current block, as the primary peak current will be limited from the voltage on the CLED capacitor. During start-up, as the output voltage is zero, the IC will start in CC mode with no high peak current operations. In this way the voltage on the output capacitor will increase slowly and the soft-start feature will be ensured. Actually the CLED value is not important to define the soft-start time, as its duration depends on others circuit parameters, like transformer ratio, sense resistor, output capacitors and load. The user will define the best appropriate value by experiments. 5.9 Hiccup mode OCP The device is also protected against short circuit of the secondary rectifier, short circuit on the secondary winding or a hard-saturated flyback transformer. A comparator monitors continuously the voltage on the RSENSE and activates a protection circuitry if this voltage exceeds 1 V. To distinguish an actual malfunction from a disturbance (e.g. induced during ESD tests), the first time the comparator is tripped the protection circuit enters a “warning state”. If in the subsequent switching cycle the comparator is not tripped, a temporary disturbance is assumed and the protection logic will be reset in its idle state; if the comparator will be tripped again a real malfunction is assumed and the device will be stopped. This condition is latched as long as the device is supplied. While it is disabled, however, no energy is coming from the self-supply circuit; hence the voltage on the VCC capacitor will decay and cross the UVLO threshold after some time, which clears the latch. The internal start-up generator is still off, then the VCC voltage still needs to go below its restart voltage Doc ID 18077 Rev 1 23/29 Application information HVLED805 before the VCC capacitor is charged again and the device restarted. Ultimately, this will result in a low-frequency intermittent operation (Hiccup-mode operation), with very low stress on the power circuit. This special condition is illustrated in the timing diagram of Figure 18. Figure 19. Hiccup-mode OCP: timing diagram Secondary diode is shorted here VCC VccON VccOFF Vccrest VSOURCE Vcsdis t 1V Two switching cycles VDS t t 5.10 Layout recommendations A proper printed circuit board layout is essential for correct operation of any switch-mode converter and this is true for the HVLED805 as well. Careful component placing, correct traces routing, appropriate traces widths and compliance with isolation distances are the major issues. In particular: ● The compensation network should be connected as close as possible to the COMP pin, maintaining the trace for the GND as short as possible ● Signal ground should be routed separately from power ground, as well from the sense resistor trace. 24/29 Doc ID 18077 Rev 1 HVLED805 Application information Figure 20. Suggested routing for converter ACIN ACIN DRAIN VDD DMG COMP ... HVLED805 GND ILED LED SOURCE Doc ID 18077 Rev 1 25/29 Package mechanical data 6 HVLED805 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark. Table 6. SO16N mechanical data mm inch Dim. Min Typ A a1 Min Typ 1.75 0.1 Max 0.069 0.25 a2 0.004 0.009 1.6 0.063 b 0.35 0.46 0.014 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 c1 0.020 45° (typ.) D (1) 9.8 10 0.386 0.394 E 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 8.89 0.350 F(1) 3.8 4.0 0.150 0.157 G 4.60 5.30 0.181 0.208 L 0.4 1.27 0.150 0.050 M S 26/29 Max 0.62 0.024 8 °(max.) Doc ID 18077 Rev 1 HVLED805 Package mechanical data Figure 21. Package dimensions Doc ID 18077 Rev 1 27/29 Revision history 7 HVLED805 Revision history Table 7. 28/29 Document revision history Date Revision 14-Oct-2010 1 Changes Initial release Doc ID 18077 Rev 1 HVLED805 Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2010 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com Doc ID 18077 Rev 1 29/29