TI SN75112N

SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
D
D
D
D
D
description
The SN55110A, SN75110A, and SN75112 dual
line drivers have improved output current
regulation with supply voltage and temperature
variations. In addition, the higher current of the
SN75112 (27 mA) allows data to be transmitted
over longer lines. These drivers offer optimum
performance when used with the SN55107A,
SN75107A, and SN75108A line receivers.
SN55110A . . . J OR W PACKAGE
SN75110A, SN75112 . . . D OR N PACKAGE
(TOP VIEW)
1A
1B
1C
2C
2A
2B
GND
1
14
2
13
3
12
4
11
5
10
6
9
7
8
VCC+
1Y
1Z
VCC–
D
2Z
2Y
SN55110A . . . FK PACKAGE
(TOP VIEW)
1B
1A
NC
V CC+
1Y
D
D
D
D
D
Improved Stability Over Supply Voltage and
Temperature Ranges
Constant-Current Outputs
High Speed
Standard Supply Voltages
High Output Impedance
High Common-Mode Output Voltage Range
. . . –3 V to 10 V
TTL-Input Compatibility
Inhibitor Available for Driver Selection
Glitch-Free During Power Up/Power Down
SN75112 and External Circuit Meets or
Exceeds the Requirements of CCITT
Recommendation V.35
Package Options Include Plastic
Small-Outline (D), Package, and Ceramic
Chip Carriers (FK), Standard Plastic (N) and
Ceramic (J) DIPs
1C
NC
2C
NC
2A
4
3 2 1 20 19
18
5
17
6
16
7
15
8
14
9 10 11 12 13
1Z
NC
VCC–
NC
D
2B
GND
NC
2Y
2Z
D
NC – No internal connection
These drivers feature independent channels with common voltage supply and ground terminals. The significant
difference between the three drivers is in the output-current specification. The driver circuits feature a constant
output current that is switched to either of two output terminals by the appropriate logic levels at the input
terminals. The output current can be switched off (inhibited) by low logic levels on the enable inputs. The output
current is nominally 12 mA for the ’110A devices, and is 27 mA for the SN75112.
The enable/inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe
or inhibitor (enable D), common to both drivers, is included for increased driver-logic versatility. The output
current in the inhibited mode, IO(off), is specified so that minimum line loading is induced when the driver is used
in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high.
The output impedance of a transistor is biased to cutoff.
The driver outputs have a common-mode voltage range of –3 V to 10 V, allowing common-mode voltage on the
line without affecting driver performance.
All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at
2 V for high-logic-level input conditions and 0.8 V for low-logic-level input conditions. These tests ensure
400-mV noise margin when interfaced with TTL Series 54/74.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
The SN55110A is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN75110A and SN75112 are characterized for operation from 0°C to 70°C.
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
0°C to 70°C
PLASTIC
SMALL OUTLINE
(D)
PLASTIC
CHIP CARRIER
(FK)
CERAMIC DIP
(J)
PLASTIC DIP
(N)
SN75110AD
SN75112D
CERAMIC
FLATPACK
(W)
SN75110AN
SN75112N
–55°C to 125°C
SN5510AFK
SN55110AJ
SN55110AW
The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75110ADR).
FUNCTION TABLE
(each driver)
LOGIC
INPUTS
ENABLE
INPUTS
OUTPUTS†
A
B
C
D
Y
Z
X
X
L
X
Off
Off
X
X
X
L
Off
Off
Off
L
X
H
H
On
X
L
H
H
On
Off
H
H
H
H
Off
On
H = high level, L = low level, X = irrelevant
† When using only one channel of the line drivers,
the other channel should be inhibited and/or have
its outputs grounded.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
schematic (each driver)
VCC+
14
+
C
D
2.2 kΩ
NOM
3, 4
10
To Other
Driver
–
–
+
2.2 kΩ
NOM
8, 13
9, 12
A
B
GND
Y
Z
1, 5
2, 6
7
–
Common to Both Drivers
+
VCC–
11
–
+
. . . VCC+ Bus
–
. . . VCC– Bus
–
To Other Driver
Pin numbers shown are for the D, J, N, and W packages.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VCC+ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Supply voltage, VCC– . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –7 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –5 V to 12 V
Package thermal impedance, θJA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W
Continuous total power dissipation (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package . . . . . . . . . . . . . . . . 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package . . . . . . . . . . . . . . . . 260°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51.
3. In the FK, J, or W package, SN55110A chips are either silver glass or alloy mounted; SN75110A and SN75112 chips are glass
mounted.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 125°C
POWER RATING
FK
1375 mW
11 mW/°C
880 mW
275 mW
J
1375 mW
11 mW/°C
880 mW
275 mW
W
1000 mW
8 mW/°C
640 mW
200 mW
recommended operating conditions (see Note 4)
SN75110A
SN75112
SN55110A
UNIT
MIN
NOM
MAX
MIN
NOM
MAX
Supply voltage, VCC+
4.5
5
5.5
4.75
5
5.25
V
Supply voltage, VCC–
–4.5
–5
–5
–5.5
–4.75
–5.25
V
Positive common-mode output voltage
0
10
0
10
V
Negative common-mode output voltage
0
–3
0
–3
V
High-level input voltage, VIH
2
Low-level output current, VIL
2
V
0.8
V
Operating free-air temperature, TA
–55
125
0
70
NOTE 4: When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.
°C
4
0.8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN55110A
SN75110A
TEST CONDITIONS†
PARAMETER
MIN
VIK
Input clamp voltage
IO(on)
O( )
VCC± = MIN,
VCC± = MAX,
SN75112
TYP‡
MAX
–0.9
12
IL = –12 mA
VO = 10 V
MAX
–1.5
–0.9
–1.5
15
27
36
24
28
32
mA
18
27
100
100
µA
1
1
2
2
40
40
80
80
–3
–3
–6
–6
VCC = MIN to MAX,,
VO = –1 V to 1 V, TA = 25°C
On state output current
On-state
VCC± = MIN,
VCC± = MIN,
VO = –3 V
VO = 10 V
6.5
UNIT
TYP‡
12
MIN
V
IO(off)
Off-state output current
A, B, or C inputs
II
Input current
at maximum
input voltage
IIH
High-level
g
input current
A, B, or C inputs
IIL
Low-level
input current
A, B, or C inputs
ICC+(on)
Supply current from VCC
with driver enabled
VCC± = MAX,
A and B inputs at 0.4 V,
C and D inputs at 2 V
23
35
25
40
mA
ICC–(on)
CC ( )
Supply
y current from VCC–
CC
with driver enabled
VCC± = MAX,
A and B inputs at 0.4
04V
V,
C and D inputs at 2 V
–34
34
–50
50
–65
65
–100
100
mA
ICC+(off)
Supply current from VCC–
with driver inhibited
VCC± = MAX,
A, B, C, and D inputs at 0.4 V
21
30
mA
ICC–(off)
Supply current from VCC±
with driver inhibited
VCC± = MAX,
A, B, C, and D inputs at 0.4 V
–17
–32
mA
D input
D input
D input
VCC± = MAX
MAX,
VI = 5
5.5
5V
VCC± = MAX
MAX,
VI = 2
2.4
4V
VCC± = MAX
MAX,
VI = 0
0.4
4V
mA
µA
mA
† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC+ = 5 V, VCC– = –5 V, TA = 25°C.
switching characteristics, VCC± = ±5 V, TA = 25°C
PARAMETER§
FROM
(INPUT)
TO
(OUTPUT)
tPLH
tPHL
A or B
Y or Z
tPLH
tPHL
C or D
TEST CONDITIONS
CL = 40 pF,
pF
RL = 50 Ω
Ω,
Y or Z
See Figure 1
MIN
TYP
MAX
9
15
9
15
16
25
13
25
UNIT
ns
ns
§ tPLH = Propagation delay time, low-to-high-level output
tPHL = Propagation delay time, high-to-low-level output
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
PARAMETER MEASUREMENT INFORMATION
VCC+
Input A or B
VCC–
50 Ω
890 Ω
890 Ω
Output Y
RL = 50 Ω
CL = 40 pF
(see Note A)
RL = 50 Ω
CL = 40 pF
(see Note A)
Pulse
Generator
(See Note B)
Output Z
Pulse
Generator
(See Note B)
To Other Driver
Input C or D
50 Ω
See Note C
TEST CIRCUIT
3V
50%
Input A or B
50%
0V
tw1
tw2
3V
50%
Enable C or D
50%
0V
tPLH
tPHL
tPLH
tPHL
Off
Output Y
50%
50%
50%
50%
On
tPHL
tPLH
Off
Output Z
50%
50%
On
VOLTAGE WAVEFORMS
NOTES: A. CL includes probe and jig capacitance.
B. The pulse generators have the following characteristics: ZO = 50 Ω, tr = tf = 10 ± 5 ns, tw1 = 500 ns, PRR ≤ 1 MHz, tw2 = 1 µs, PRR
≤ 500 kHz.
C. For simplicity, only one channel and the enable connections are shown.
Figure 1. Test Circuit and Voltage Waveforms
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
TYPICAL CHARACTERISTICS
SN75112
ON-STATE OUTPUT CURRENT
vs
NEGATIVE SUPPLY VOLTAGE
SN55110A, SN75110A
ON-STATE OUTPUT CURRENT
vs
NEGATIVE SUPPLY VOLTAGE
35
VCC+ = 4.5 V
VO = –3 V
TA = 25°C
12
I O(on) – On–State Output Current – mA
I O(on) – On–State Output Current – mA
14
10
8
6
4
2
0
–3
–4
–5
–6
–7
30
VCC+ = 4.5 V
VO = –3 V
TA = 25°C
25
20
15
10
5
0
–3
VCC– – Negative Supply Voltage – V
–4
–5
–6
–7
VCC– – Negative Supply Voltage – V
Figure 2
Figure 3
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
APPLICATION INFORMATION
special pulse-control circuit
Figure 4 shows a circuit that can be used as a pulse-generator output or in many other testing applications.
INPUT
A
High
Low
OUTPUTS
Z
Y
Off
On
On
Off
5V
2
3
3
4
VCC+
Y
A
Input
1
5
2
5
1
6
4
6
B
2.5 V
Z
C
D
3
1/2 ’110A
or SN75112
GND
4
5
2
VCC–
6
1
–5 V
To Other Logic and
Strobe Inputs
Output
Input Pulse
0V
Switch
Position
1
2
3
4
Output Pulse
6
0V
Figure 4. Pulse-Control Circuit
8
5
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
APPLICATION INFORMATION
using the SN75112 as a CCITT-recommended V.35 line driver
The SN75112 dual line driver, the SN75107A dual line receiver, and some external resistors can be used to
implement the data interchange circuit of CCITT recommendation V.35 (1976) modem specification. The circuit
of one channel is shown in Figure 1 and meets the requirement of the interface as specified by Appendix 11
of CCITT V.35 and summarized in Table 1 (V.35 has been replaced by ITU V.11).
Table 1. CCITT V.35 Electrical Requirements
GENERATOR
MIN
MAX
UNIT
50
150
Ω
Resistance to ground, R
135
165
Ω
Differential output voltage, VOD
440
660
mV
Source impedance, Zsource
10% to 90% rise time, tr
40
ns
0.01 × ui†
or
Common-mode output voltage, VOC
–0.6
0.6
LOAD (RECEIVER)
MIN
MAX
Input impedance, ZI
90
110
Ω
Resistance to ground, R
135
165
† ui = unit interval or minimum signal-element pulse duration
Ω
5V
V
UNIT
5V
5V
R3
390 Ω
100 pF
1/2 SN75112
13 1Y
1
1A
2
Data In
1B
10
Enable
1C
R1
1.3 kΩ
R5
75 Ω
12
1Z
3
100 pF
R4
390 Ω
All resistors are 5%, 1/4 W.
Strobe
R6
50 Ω
R8
125 Ω
R7
50 Ω
6
1A 1
2
1B
4 Data Out
1Y
5 Enable
1G
1/2 SN75107A
R2
1.3 kΩ
5V
Figure 5. CCITT-Recommended V.35 Interface Using the SN75112 and SN75107A
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated