Microprocessor Supervisory Circuit
R5107G SERIES
NO. EA-170-070908
OUTLINE
The R5107G Series are CMOS-based µ con supervisory circuit, or high accuracy and ultra low supply current
voltage detector with built-in delay and watchdog timer. When the VDD voltage is down across the threshold, or
the watchdog timer does not detect the system clock from the µ con, the reset output is generated. The voltage
detector circuit is used for the system reset, etc. The detector threshold is fixed internally, and the tolerance is
±1.0%. The released delay time (Power-on Reset Delay) circuit is built-in, and output delay time is adjustable
with an external capacitor. When the VDD supply voltage becomes higher than the released voltage, the reset
state will be maintained during the delay time. The time out period of the watchdog timer can be also set with an
external capacitor. The output type of the reset is selectable, Nch open-drain, or CMOS. The function to stop
supervising clock by the watchdog timer (INH function) and manual reset function are built in this IC. The
package is small SSOP-8G.
FEATURES
• Built-in a watchdog timer's time out period accuracy
±30%
• Timeout period for watchdog and generating a reset signal can be set by an external capacitor
• Detector Threshold Voltage ····························· 0.1V stepwise setting in the range from 1.5V to 5.5V
• Supply current ·················································· Typ. 11µA
• Operating Voltage ············································ 0.9V to 6.0V
• High Accuracy Output Voltage of Detector Threshold ············································· ±1.0%
• Power-on Reset Delay Time accuracy············· ±20%
• Power-on reset delay time of the voltage detector can be set with an external capacitor.
• Small Package ················································· SSOP-8G (0.65mm pitch)
APPLICATION
• Supervisory circuit for equipment with using microprocessors.
1
R5107G(Preliminary)
BLOCK DIAGRAMS
R5107Gxx1A
MR
VDD
+
CD
+
-
-
GND
WATCHDOG
TIMER
CLOCK
DETECTOR
SCK
TW
RESETB
INH
R5107Gxx1C
MR
VDD
CD
+
+
-
-
GND
TW
RESETB
2
WATCHDOG
TIMER
CLOCK
DETECTOR
SCK
INH
R5107G(Preliminary)
SELECTION GUIDE
The selection can be made with designating the part number as shown below:
←part Number
R5107Gxx1x-TR
↑↑
↑ ↑
ab
c
d
Code
Descriptions
Designation of Package Type;
G: SSOP8G (2.9mmx4.0mm)
Designation of Detector Threshold Voltage (-VDET)
0.1V stepwise setting is possible in the range from 1.5V to 5.5V
Designation of the output type of RESETB
A: Nch Open-drain
C: CMOS Output
a
b
c
d
Designation of Taping Type
PIN CONFIGURATION
RESETB 1
MR
2
CD
R5107GxxxA
R5107GxxxC
3
GND 4
8
VDD
7
TW
6
INH
5
SCK
SSOP8G (0.65mm pitch)
PIN DESCRIPTION
Pin No
Symbol
Pin Description
1
RESETB
2
MR
Manual Reset Pin (Active at "L")
3
CD
External Capacitor Pin for Setting Delay Time of Voltage Detector
4
GND
Ground Pin
5
SCK
Clock Input Pin from Microprocessor
6
INH
Inhibit Pin ("L": Inhibit the watchdog timer)
7
TW
External Capacitor Pin for Setting Reset and Watchdog Timeout
Periods
8
VDD
Power supply Pin
Output Pin for Reset signal of Watchdog timer and Voltage
Detector. (Output “L” at detecting Detector Threshold and
Watchdog Timer Reset.)
3
R5107G(Preliminary)
ABSOLUTE MAXIMUM RATINGS
Topt=25°C, VSS=0V
Symbol
VIN
Item
Output Voltage
VRESETB
VSCK
VINH
Input Voltage
VMR
IRESETB
PD
Unit
-0.3∼7.0
V
Voltage of CD Pin
-0.3∼VIN+0.3
V
Voltage of TW Pin
-0.3∼VIN+0.3
V
Voltage of RESETB Pin
-0.3∼7.0
V
Voltage of SCK Pin
-0.3∼7.0
V
Voltage of INH Pin
-0.3∼7.0
V
Voltage of MR Pin
-0.3∼7.0
V
20
mA
300
mW
Supply Voltage
VCD
VTW
Rating
Output Current
Current of RESETB Pin
Power Dissipation
Topt
Operating Temperature Range
-40∼+105
°C
Tstg
Storage Temperature Range
-55∼+125
°C
ELECTRICAL CHARACTERISTICS
R5107GxxxA/C Unless otherwise specified, VIN=6.0V, CTW =0.1uF, CD=0.1uF, Rpull-up=100kΩ(R5107GxxxA)
The number of Bold font applied to the temperature range from -40°C to 105°C
Symbol
VIN
Iss
Item
Supply Current
Detector Threshold
∆-VDET/
∆Topt
VMRH
Detector Threshold
Temperature Coefficient
Detector Threshold
Hysteresis
Output Delay Time
Output Current (RESETB
Output pin)
Output Current (RESETB
Output pin)
MR Input "H"
VMRL
MR Input "L"
MRW
MR Input Pulse Width
RMR
MR Pull-up Resistance
tpLH
IDOUTN
IDOUTP
(Topt=25°C)
Min.
Typ.
0.9
Operating Voltage
-VDET
VHYS
Conditions
VIN=(-VDET)+0.5V
Clock Pulse Input
Voltage Detector
SENSE pin Threshold
11
x0.990
x0.972
Unit
6.0
V
15
µA
x1.010
x1.015
V
ppm/
°C
±100
-40°C≤Topt≤105°C
CD=0.1µF
Max.
(-VDET) (-VDET) (-VDET)x
x0.03
0.07
x0.05
340
467
370
V
ms
Nch, VDD=1.2V, VDS=0.1V
0.38
0.80
mA
Nch, VDD=6.0V,
VDS=0.5V(R5108GxxxC)
0.65
0.90
mA
(*Note1)
1.0
6.0
V
0.00
0.35
V
2
us
60
110
164
kΩ
Watchdog Timer
4
TWD
Watchdog Timeout period
CTW =0.1uF
230
310
450
ms
TWR
Reset Hold Time of WDT
CTW =0.1uF
29
34
48
ms
R5107G(Preliminary)
Symbol
Item
Conditions
Min.
Typ.
VINx0.8
VSCKH
SCK Input "H"
VSCKL
SCK Input "L"
VINHH
INH Input "H"
1.0
VINHL
INH Input "L"
0.00
RINH
INH pull-up Resistance
TSCKW
SCK Input Pulse Width
VSCKL=VINx0.2,
VSCKH=VINx0.8
500
Unit
6.0
V
VINx0.2
0.0
60
Max.
110
V
6.0
V
0.35
V
164
kΩ
ns
*Bold Type value is guaranteed by design.
*Note1: MR input pulse width specification guarantee the minimum input pulse width of MR pin for output "L"
from RESETB pin. If the "L" pulse width of MR is short, tpLH may be short. Refer to the timing diagram for
details.
TYPICAL APPLICATIONS
Power supply
R
V
RESETB
DD
INH
MR
SW
SW
CD
VDD
RESET
µ P
R5107GxxxA SCK
I/O
Series
GND
TW
CCD
CTW
Power supply
VDD
V
RESETB
DD
INH
MR
SW
SW
CD
CCD
RESET
µ P
R5107GxxxC SCK
I/O
Series
GND
TW
CTW
5
R5107G(Preliminary)
TEST CIRCUIT
R(R5107GxxxA)
A
VDD
RESETB
INH
SCK
R5107GxxxA/C
C
MR
Series
CD
GND
CD
Supply Current Test Circuit
6
Clock Input
TW
C
TW
R5107G(Preliminary)
TIMING DIAGRAM (R5107GxxxA/R5107GxxxC)
(Nch open-drain, RESETB pin is pulled up to VDD.)
VDD
+VDET
-VDET
ＩNＨ
MR
tpHL
CD
tpLH
VTCD
TWD
TWDI
TWD
VrefH
TW
VrefL
TWR
TWR
SCK
TMR
tpLH
RESETB
(1)
(2)
(4)
(3)
(5)
(6)
7
R5107G(Preliminary)
OPERATION
M When the VDD pin voltage becomes more than the released voltage (+VDET), after the released delay time
(or the power on reset time tpLH), the output of RESETB becomes “H” level.
N When the SCK pulse is input, the watchdog timer is cleared, and TW pin mode changes from discharge
mode to charge mode. When the TW pin voltage becomes higher than VREFH, the mode will change into
discharge, and next watchdog time count starts.
O Unless the SCK pulse is input, WDT will not be cleared, and during the charging period of TW pin,
RESETB="L".
P When the VDD pin becomes lower than the detector threshold voltage, RESETB outputs "L".
Q If "L" signal is input to the MR pin, the RESETB outputs "L", regardless the SCK clock state and VIN voltage.
R When the signal to the MR pin is set from "L" to "H", the watchdog starts supervising the system clock.
Power on Reset operation with MR pin Input
( tpLH1 < tpLH )
MR
0V
Complete
Discharge
+V TCD
CD -V
TCD
0V
Incomplete Discharge
RESETB
0V
tpLH1
Power on Reset Operation against the input glitch
VDD
tpLH
(tpLH1 < tpLH)
+V DET
-V DET
0V
Complete Discharge
CD
+VTCD
-V TCD
0V
Incomplete Discharge
RESETB
0V
tpLH1
8
tpLH
R5107G(Preliminary)
∗ Watchdog Timeout period/Reset hold time
The watchdog timeout period and reset hold time can be set with an external capacitor to TW pin.
The next equations describe the relation between the watchdog timeout period and the external capacitor
value, or the reset holding time and the external capacitor value.
tWD(s) = 3.1*10 × C (F)
6
tWR(s)=tWD/9
The watchdog timer (WDT) timeout period is determined with the discharge time of the external capacitor.
During the watchdog timeout period, if the clock pulse from the system is detected, WDT is cleared and the
capacitor is charged. When the charge of the capacitor completes, another watchdog timeout period starts
again. During the watchdog timeout period, if the clock pulse from the system is not detected, during the
next reset hold time RESETB pin outputs "L".
After starting the watchdog timeout period, (just after from the discharge of the external capacitor) even if the clock pulse
is input during the time period "TWDI", the clock pulse is ignored.
TWDI[s]=TWD/10
Released Delay Time (Power-on Reset delay time)
The released delay time can be set with an external capacitor connected to the CD pin. The next equation describes the
relation between the capacitance value and the released delay time (tpLH).
tpLH(s)=3.7×106× C(F)
Note that the temperature dependence graph in the typical characteristics does not contain the temperature characteristics
of the external capacitor.
When the VDD voltage becomes equal or lower than -VDET, discharge of the capacitor connected to CD pin starts. In case
that the discharge is not enough, if the VDD voltage returns equal or more than (+VDET), the delay time tpLH will be
shorter than expected.
Minimum Operating Voltage (VINL)
We specified the minimum operating voltage as the minimum input voltage in which the condition of RESETB pin being
0.1V or lower than 0.1V. (Herein, pull-up resistance is set as 100kΩ in the case of the Nch open-drain output type.
Inhibit (INH) Function
If INH pin is set at "L", the watchdog timer stops monitoring the clock, and the RESETB output will be dominant by the
voltage detector's operation. Therefore, if the equal or more than the detector threshold level is input, RESETB outputs "H"
regardless the clock pulse. INH pin is pulled up with a resistor (TYP. 110kΩ) internally.
Manual Reset Function
By setting MR pin as "L", the output of RESETB can be forced to set "L". After pull-down the MR pin to "L", the delay
time (DMR) to the output "L" from RESETB is 1us as maximum. MR pin is pulled-up via the built-in resister. (Typ.
110kΩ ). If MR pin voltage> VIN voltage, a current flows into MR pin. However, the current value is limit by the pull-up
resister, therefore there is not bad impact on the operation. When the "L" signal is input to MR pin, the discharge of CD pin
capacitor (CCD) starts. If the term of "L" for MR pin is short, CCD will not be discharged enough. As a result, the delay
time after setting "H" for MR pin will be shorter than expected. Because of this, confirm the operation under the same
conditions as users' applications. For example, in case of CCD is set at 0.1uF, and the condition to maintain the delay time
value after MR pin's returning to "H", is described as the minimum "L" term of MR pin, or 150us.
RESETB Output
RESETB pin's output type is selectable either the Nch open-drain output or CMOS output. If the Nch
open-drain type output is selected, the RESETB pin is pulled up with an external resistor to an appropriate
voltage source.
9
R5107G(Preliminary)
Clock Pulse Input
Built-in watchdog timer is cleared with the SCK clock pulse within the watchdog timeout period.
APPLICATION NOTES
If a resistor is connected to the VDD pin, the operation might be unstable with the supply current of IC itself.
VDD
VDD
R1
VDD
R1
VIN
R2
R5108
R1
VIN
VIN
R2
R5108
R5108
CMOS
RESETB
RESETB
Output
RESETB
Connection examples affected by the conduction current
TYPICAL CHARACTERISTICS
1)
Supply Current vs. Input Voltage
105℃
25℃
-50℃
0
2)
10
R510xN301A/C, R510xG301A/A
CURRENT Iss [uA]
CURRENT Iss [uA]
R510xN151A/C, R510xG151A/C
20
18
16
14
12
10
8
6
4
2
0
1
2
3
4
SUPPLY VOLTAGE [V]
Detector Threshold vs. Temperature
5
6
20
18
16
14
12
10
8
6
4
2
0
105℃
25℃
-50℃
0
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
R5107G(Preliminary)
R510xN151A/C, R510xG151A/C
R510xN271A/C, R510xG271A/C
2.740
1.520
DETECT VOLTAGE [V]
DETECT VOLTAGE [V]
1.530
1.510
1.500
1.490
1.480
1.470
-50
-25
0
25
50
75
TEMPERATURE [℃]
100
125
2.730
2.720
2.710
2.700
2.690
2.680
2.670
2.660
-50
-25
0
25
50
75
TEMPERATURE [℃]
100
125
R510xN421A/C R510xG421A/C
DETECT VOLTAGE [V]
4.280
4.260
4.240
4.220
4.200
4.180
4.160
4.140
4.120
-50
3)
-25
0
25
50
75
TEMPERATURE [℃]
100
125
Detector Threshold Hysteresis vs. Temperature
R510xN271A/C R510xG271A/C
7.0
6.0
6.0
HYSTERESIS [%]
HYSTERESIS [%]
R510xN151A/C R510xG151A/C
7.0
5.0
4.0
3.0
-50
-25
0
25
50
75
TEMPERATURE [℃]
100
125
5.0
4.0
3.0
-50
-25
0
25
50
75
TEMPERATURE [℃]
100
125
11
R5107G(Preliminary)
R510xN421A/C R510xG421A/C
HYSTERESIS [%]
7.000
6.000
5.000
4.000
3.000
-50
12
-25
0
25
50
75
TEMPERATURE [℃]
100
125
R5107G(Preliminary)
4)
Nch Driver Output Current vs. VDS Topt=25°C
R510xN, R510xG
20
VDD=6.0V
OUTPUT CURRENT [mA]
18
16
VDD=4.0V
VDD=5.0V
14
VDD=3.0V
12
VDD=2.0V
10
8
VDD=1.5V
6
4
VDD=1.0V
2
0
0.0
5)
0.2
0.4
0.6
0.8
VDS [V]
1.0
1.2
1.4
Nch Driver Output Current vs. VDD
R510xN, R510xG
20
18
18
14
OUTPUT CURRENT [mA]
Vds=0.3V
16
OUTPUT CURRENT [mA]
R510xN, R510xG
20
Topt=-40℃
12
25℃
10
8
105℃
6
16
Vds=0.5V
25℃
Topt=-40℃
14
12
10
4
8
105℃
6
4
2
2
0
0
0
0
1
2
3
4
SUPPLY VOLTAGE VDD [V]
5
1
6
2
3
4
5
SUPPLY VOLTAGE VDD [V]
6
6) Pch Driver Output Current vs. VDD
R510xN, R510xG
2.0
1.8
VDS=0.3V
1.6
OUTPUT CURRENT [mA]
OUTPUT CURRENT [mA]
1.8
1.4
1.2
1.0
-40℃
0.8
R510xN, R510xG
2.0
0.6
25℃
0.4
105℃
0.2
VDS=0.5V
1.6
1.4
1.2
-40℃
1.0
25℃
0.8
0.6
105℃
0.4
0.2
0.0
0.0
0
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
0
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
13
R5107G(Preliminary)
R510xN, R510xG
2.0
OUTPUT CURRENT [mA]
1.8
VDS=1.0V
-40℃
1.6
25℃
1.4
1.2
105℃
1.0
0.8
0.6
0.4
0.2
0.0
0
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
7) Released Delay Time vs. Input Voltage
8)
Released Delay Time vs. Temperature
R510xN, R510xG
500
480
460
440
420
400
380
360
340
320
300
VDD=6V
-50
9)
-25
0
25
50
75 100
TEMPERATURE [℃]
125
POWER ON RESET DELAY
tpLH[ms]
POWER ON RESET DELAY
tpLH[ms]
R510xN, R510xG
500
480
460
440
420
400
380
360
340
320
300
-50
150
Detector Output Delay Time vs. Temperature
VDD=6V
-25
0
R510xN, R510xG
TIME [usec]
RESET TIME [msec]
1us
(-VDET)+1
60
INPUT
(-VDET)-1
50
40
30
20
10
0
-50
14
-25
0
150
R510xN, R510xG
90
70
125
10) WDT Reset Timer vs. Temperature
100
80
25
50
75 100
TEMPERATURE [℃]
25
50
75
TEMPERATURE [℃]
100
125
52
50
48
46
44
42
40
38
36
34
32
-50
-25
0
25
50
75
TEMPERATURE [℃]
100
125
R5107G(Preliminary)
11) WDT Timeout Period vs. Temperature
12) WDT Reset Timer vs. Input Voltage
R510xN, R510xG
52
50
RESET TIME [msec]
Timeout Period [msec]
R510xN, R510xG
480
460
440
420
400
380
360
340
320
300
280
-50
48
46
44
42
40
38
36
34
32
-25
0
25
50
75
TEMPERATURE [℃]
100
125
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
13) WDT Timeout Period vs. Input Voltage
R510xN, R510xG
480
460
Timeout Period [msec]
440
420
400
380
360
340
320
300
280
1
2
3
4
SUPPLY VOLTAGE [V]
5
6
15