TI SN75462DR

SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
•
•
•
•
•
•
Characterized for Use to 300 mA
High-Voltage Outputs
No Output Latch-Up at 30 V (After
Conducting 300 mA)
Medium-Speed Switching
Circuit Flexibility for Varied Applications
and Choice of Logic Function
TTL-Compatible Diode-Clamped Inputs
Standard Supply Voltages
Plastic DIP (P) With Copper Lead Frame for
Cooler Operation and Improved Reliability
Package Options Include Plastic Small
Outline Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic 300-mil
DIPs
1A
1B
1Y
GND
DEVICE
LOGIC
AND
FK, JG
SN55462
NAND
FK, JG
SN55463
OR
FK, JG
SN75461
AND
D, P
SN75462
NAND
D, P
SN75463
OR
D, P
PACKAGES
8
2
7
3
6
4
5
VCC
2B
2A
2Y
SN55461, SN55462, SN55463 . . . FK PACKAGE
(TOP VIEW)
NC
1B
NC
1Y
NC
SUMMARY OF SERIES 55461/75461
SN55461
1
NC
1A
NC
VCC
NC
•
•
•
SN55461, SN55462, SN55463 . . . JG PACKAGE
SN75461, SN75462, SN75463 . . . D OR P PACKAGE
(TOP VIEW)
4
3 2 1 20 19
18
5
17
6
16
7
15
8
14
9 10 11 12 13
NC
2B
NC
2A
NC
NC
GND
NC
2Y
NC
PERIPHERAL DRIVERS FOR
HIGH-VOLTAGE, HIGH-CURRENT DRIVER
APPLICATIONS
NC – No internal connection
description
These dual peripheral drivers are functionally interchangeable with SN55451B through SN55453B and
SN75451B through SN75453B peripheral drivers, but are designed for use in systems that require higher
breakdown voltages than those devices can provide at the expense of slightly slower switching speeds. Typical
applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and
memory drivers.
The SN55461/SN75461, SN55462/SN75462, and SN55463/SN75463 are dual peripheral AND, NAND, and
OR drivers respectively (assuming positive logic), with the output of the gates internally connected to the bases
of the npn output transistors.
Series SN55461 drivers are characterized for operation over the full military temperature range of – 55°C
to 125°C. Series SN75461 drivers are characterized for operation from 0°C to 70°C.
Copyright  1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
SN55’
Supply voltage, VCC (see Note 1)
SN75’
UNIT
7
7
V
Input voltage, VI
5.5
5.5
V
Intermitter voltage (see Note 2)
5.5
5.5
V
Off-state output voltage, VO
35
35
V
Continuous collector or output current (see Note 3)
400
400
mA
ms duty cycle ≤ 50%,
50% see Note 4)
Peak collector or output current (tw ≤ 10 ms,
500
500
mA
Continuous total power dissipation
See Dissipation Rating Table
Operating free-air temperature range, TA
– 55 to 125
0 to 70
°C
Storage temperature range, Tstg
– 65 to 150
– 65 to 150
°C
Case temperature for 60 seconds, TC
FK package
260
°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds
JG package
300
°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
D or P package
260
°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network GND unless otherwise specified.
2. This is the voltage between two emitters A and B.
3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500 Ω.
4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time
interval must fall within the continuous dissipation rating.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 125°C
POWER RATING
D
725 mW
5.8 mW/°C
464 mW
–
FK
1375 mW
11.0 mW/°C
880 mW
275 mW
JG
1050 mW
8.4 mW/°C
672 mW
210 mW
P
1000 mW
8.0 mW/°C
640 mW
–
recommended operating conditions
SN55’
Supply voltage, VCC
High-level input voltage, VIH
NOM
MAX
MIN
NOM
MAX
4.5
5
5.5
4.75
5
5.25
2
Low-level input voltage, VIL
2
0.8
Operating free-air temperature, TA
2
SN75’
MIN
– 55
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
125
0
UNIT
V
V
0.8
V
70
°C
SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
&
2
3
6
5
7
1Y
1A
1B
2Y
2A
2B
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
Pin numbers shown are for D, JG, and P packages.
B
Y
L
L
L (on state)
L
H
L (on state)
H
L
L (on state)
H
H
H (off state)
1Y
2
5
6
2Y
7
4
GND
schematic (each driver)
FUNCTION TABLE
(each driver)
A
3
1
VCC
4 kΩ
1.6 kΩ
130 Ω
Y
A
positive logic:
Y = AB or A + B
B
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
TEST CONDITIONS†
PARAMETER
MIN
VIK
Input clamp voltage
VCC = MIN,
II = – 12 mA
IOH
High level output current
High-level
VCC = MIN,,
VOH = 35 V
VIH = MIN,,
VOL
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
SN55461
TYP‡ MAX
– 1.2
0 25
0.25
VCC = MIN,, VIL = 0.8 V,,
IOL = 300 mA
05
0.5
VI = 5.5 V
VI = 2.4 V
VCC = MAX,
VCC = MAX,
VI = 0.4 V
VI = 5 V
SN75461
TYP‡
MAX
– 1.5
– 1.2
300
VCC = MIN,, VIL = 0.8 V,,
IOL = 100 mA
VCC = MAX,
VCC = MAX,
MIN
05
0.5
0 25
0.25
UNIT
– 1.5
V
100
µA
04
0.4
V
08
0.8
05
0.5
1
07
0.7
1
mA
40
µA
– 1.6
mA
8
11
mA
ICCL
Supply current, outputs low
VCC = MAX, VI = 0
56
76
56
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
76
mA
High-level input current
Supply current, outputs high
40
–1
– 1.6
–1
8
11
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
High level output voltage after switching
High-level
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
MIN
CL = 15 pF,,
See Figure 1
Transition time, high-to-low-level output
SN55461
SN75461
POST OFFICE BOX 655303
VS = 30 V,
See Figure 2
IO ≈ 300 mA,
• DALLAS, TEXAS 75265
TYP
MAX
30
55
25
40
8
20
10
20
VS – 10
VS – 10
UNIT
ns
mV
3
SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
&
2
3
6
5
7
1Y
1A
1B
2Y
2A
2B
3
1
2
5
6
4
Y
L
L
H (off state)
L
H
H (off state)
H
L
H (off state)
H
H
L (on state)
GND
schematic (each driver)
FUNCTION TABLE
(each driver)
B
2Y
7
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
Pin numbers shown are for D, JG, and P packages.
A
1Y
VCC
1.6 kΩ
1.6 kΩ
4 kΩ
130 Ω
Y
A
positive logic:
Y = AB or A + B
B
1 kΩ
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
PARAMETER
TEST CONDITIONS†
VIK
Input clamp voltage
VCC = MIN,
II = – 12 mA
IOH
High level output current
High-level
VCC = MIN,,
VOH = 35 V
VIL = 0.8 V,,
VOL
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
High-level input current
MIN
SN55462
TYP‡
MAX
– 1.2
MIN
SN75462
TYP‡
MAX
– 1.5
– 1.2
300
– 1.5
V
100
µA
VCC = MIN,, VIH = MIN,,
IOL = 100 mA
0 25
0.25
05
0.5
0 25
0.25
04
0.4
VCC = MIN,, VIH = MIN,,
IOL = 300 mA
05
0.5
08
0.8
05
0.5
07
0.7
VCC = MAX,
VCC = MAX,
VI = 5.5 V
VI = 2.4 V
VCC = MAX,
VCC = MAX,
VI = 0.4 V
VI = 0
UNIT
V
1
1
40
40
mA
µA
– 1.1
– 1.6
– 1.1
– 1.6
mA
13
17
13
17
mA
ICCL Supply current, outputs low
VCC = MAX, VI = 5 V
61
76
61
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
76
mA
Supply current, outputs high
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
4
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
CL = 15 pF,,
See Figure 1
VS = 30 V,
See Figure 2
IO ≈ 300 mA,
MIN
Transition time, high-to-low-level output
High level output voltage after switching
High-level
SN55462
SN75462
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TYP
MAX
45
65
30
50
13
25
10
20
VS – 10
VS – 10
UNIT
ns
mV
SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
≥1
2
3
6
5
7
1Y
1A
5
6
2A
4
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
Pin numbers shown are for D, JG, and P packages.
Y
L
L
L (on state)
L
H
H (off state)
H
L
H (off state)
H
H
GND
schematic (each driver)
FUNCTION TABLE
(each driver)
B
2Y
7
2B
A
1Y
2
1B
2Y
3
1
VCC
4 kΩ
1.6 kΩ
130 Ω
4 kΩ
Y
A
H (off state)
positive logic:
Y = A + B or A B
B
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
PARAMETER
VIK
IOH
VOL
TEST CONDITIONS†
Input clamp voltage
VCC = MIN,
II = – 12 mA
High level output current
High-level
VCC = MIN,,
VOH = 35 V
VIH = MIN,,
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
High-level input current
MIN
SN55463
MAX
TYP‡
– 1.2
MIN
SN75463
MAX
TYP‡
– 1.5
– 1.2
300
– 1.5
V
100
µA
VCC = MIN,, VIL = 0.8 V,,
IOL = 100 mA
0 25
0.25
05
0.5
0 25
0.25
04
0.4
VCC = MIN,, VIL = 0.8 V,,
IOL = 300 mA
05
0.5
08
0.8
05
0.5
07
0.7
VCC = MAX,
VCC = MAX,
VI = 5.5 V
VI = 2.4 V
VCC = MAX,
VCC = MAX,
VI = 0.4 V
VI = 5 V
UNIT
V
1
1
mA
40
40
µA
–1
– 1.6
–1
– 1.6
mA
8
11
8
11
mA
ICCL Supply current, outputs low
VCC = MAX, VI = 0
58
76
58
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
76
mA
Supply current, outputs high
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
High level output voltage after switching
High-level
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
MIN
CL = 15 pF,,
See Figure 1
Transition time, high-to-low-level output
SN55463
SN75463
POST OFFICE BOX 655303
VS = 30 V,
See Figure 2
IO ≈ 300 mA,
• DALLAS, TEXAS 75265
TYP
MAX
30
55
25
40
8
25
10
25
VS – 10
VS – 10
UNIT
ns
mV
5
SN55461 THRU SN55463
SN75461 THRU SN75463
DUAL PERIPHERAL DRIVERS
SLRS022A – DECEMBER 1976 – REVISED OCTOBER 1995
PARAMETER MEASUREMENT INFORMATION
≤ 10 ns
≤ 5 ns
Input
2.4 V
10 V
RL = 50 Ω
’461
’462
Output
Pulse
Generator
(see Note A)
90%
1.5 V
Input
’461
’463
Circuit
Under
Test
(see Note B)
10%
10%
0V
0.5 µs
≤ 5 ns
Input
’462
CL = 15 pF
(see Note B)
90%
1.5 V
≤ 10 ns
3V
90%
1.5 V
10%
10%
tPHL
GND
’463
tPLH
90%
SUB
3V
90%
1.5 V
90%
50%
10%
Output
0V
VOH
50%
10%
VOL
0.4 V
tTLH
tTHL
VOLTAGE WAVEFORMS
TEST CIRCUIT
NOTES: A. The pulse generator has the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω.
B. CL includes probe and jig capacitance.
Figure 1. Test Circuit and Voltage Waveforms for Switching Times
≤ 5 ns
VS = 30 V
Input
2.4 V
’461
’462
Input
’461
’463
2 mH
5V
Circuit
Under
Test
(see Note B)
90%
1.5 V
CL = 15 pF
(see Note B)
10%
0V
40 µs
90%
Input
’462
3V
1.5 V
10%
≤ 5 ns
Output
Pulse
Generator
(see Note A)
90%
65 Ω
1N3064
≤ 10 ns
1.5 V
≤ 10 ns
3V
90%
1.5 V
10%
10%
0V
VOH
’463
GND
SUB
Output
VOL
0.4 V
VOLTAGE WAVEFORMS
TEST CIRCUIT
NOTES: A. The pulse generator has the following characteristics: PRR ≤ 12.5 kHz, ZO = 50 Ω .
B. CL includes probe and jig capacitance.
Figure 2. Test Circuit and Voltage Waveforms for Latch-Up Test
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
17-Oct-2005
PACKAGING INFORMATION
Status (1)
Package
Type
Package
Drawing
JM38510/12908BPA
ACTIVE
CDIP
JG
8
TBD
A42 SNPB
JM38510/12909BPA
OBSOLETE
CDIP
JG
8
TBD
Call TI
Call TI
SN55461JG
OBSOLETE
CDIP
JG
8
TBD
Call TI
Call TI
SN55462JG
OBSOLETE
CDIP
JG
8
TBD
Call TI
Call TI
SN55463JG
OBSOLETE
CDIP
JG
8
TBD
Call TI
Call TI
SN75461D
OBSOLETE
SOIC
D
8
TBD
Call TI
Call TI
SN75461P
OBSOLETE
PDIP
P
8
TBD
Call TI
Call TI
SN75462D
ACTIVE
SOIC
D
8
75
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
SN75462DE4
ACTIVE
SOIC
D
8
75
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
SN75462DR
ACTIVE
SOIC
D
8
2500 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
SN75462DRE4
ACTIVE
SOIC
D
8
2500 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
SN75462P
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
Level-NC-NC-NC
SN75462PE4
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
Level-NC-NC-NC
Orderable Device
Pins Package Eco Plan (2)
Qty
1
Lead/Ball Finish
MSL Peak Temp (3)
Level-NC-NC-NC
SN75463D
OBSOLETE
SOIC
D
8
TBD
Call TI
Call TI
SN75463DR
OBSOLETE
SOIC
D
8
TBD
Call TI
Call TI
SN75463P
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
Level-NC-NC-NC
SN75463PE4
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
Level-NC-NC-NC
SNJ55461FK
OBSOLETE
LCCC
FK
20
TBD
Call TI
Call TI
SNJ55461JG
OBSOLETE
CDIP
JG
8
TBD
Call TI
Call TI
SNJ55462FK
ACTIVE
LCCC
FK
20
1
TBD
SNJ55462JG
ACTIVE
CDIP
JG
8
1
TBD
A42 SNPB
SNJ55463JG
OBSOLETE
CDIP
JG
8
TBD
Call TI
POST-PLATE Level-NC-NC-NC
Level-NC-NC-NC
Call TI
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
17-Oct-2005
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
MCER001A – JANUARY 1995 – REVISED JANUARY 1997
JG (R-GDIP-T8)
CERAMIC DUAL-IN-LINE
0.400 (10,16)
0.355 (9,00)
8
5
0.280 (7,11)
0.245 (6,22)
1
0.063 (1,60)
0.015 (0,38)
4
0.065 (1,65)
0.045 (1,14)
0.310 (7,87)
0.290 (7,37)
0.020 (0,51) MIN
0.200 (5,08) MAX
Seating Plane
0.130 (3,30) MIN
0.023 (0,58)
0.015 (0,38)
0°–15°
0.100 (2,54)
0.014 (0,36)
0.008 (0,20)
4040107/C 08/96
NOTES: A.
B.
C.
D.
E.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
This package can be hermetically sealed with a ceramic lid using glass frit.
Index point is provided on cap for terminal identification.
Falls within MIL STD 1835 GDIP1-T8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
MECHANICAL DATA
MLCC006B – OCTOBER 1996
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
18
17
16
15
14
13
NO. OF
TERMINALS
**
12
19
11
20
10
A
B
MIN
MAX
MIN
MAX
20
0.342
(8,69)
0.358
(9,09)
0.307
(7,80)
0.358
(9,09)
28
0.442
(11,23)
0.458
(11,63)
0.406
(10,31)
0.458
(11,63)
21
9
22
8
44
0.640
(16,26)
0.660
(16,76)
0.495
(12,58)
0.560
(14,22)
23
7
52
0.739
(18,78)
0.761
(19,32)
0.495
(12,58)
0.560
(14,22)
24
6
68
0.938
(23,83)
0.962
(24,43)
0.850
(21,6)
0.858
(21,8)
84
1.141
(28,99)
1.165
(29,59)
1.047
(26,6)
1.063
(27,0)
B SQ
A SQ
25
5
26
27
28
1
2
3
4
0.080 (2,03)
0.064 (1,63)
0.020 (0,51)
0.010 (0,25)
0.020 (0,51)
0.010 (0,25)
0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
4040140 / D 10/96
NOTES: A.
B.
C.
D.
E.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
This package can be hermetically sealed with a metal lid.
The terminals are gold plated.
Falls within JEDEC MS-004
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
MECHANICAL DATA
MPDI001A – JANUARY 1995 – REVISED JUNE 1999
P (R-PDIP-T8)
PLASTIC DUAL-IN-LINE
0.400 (10,60)
0.355 (9,02)
8
5
0.260 (6,60)
0.240 (6,10)
1
4
0.070 (1,78) MAX
0.325 (8,26)
0.300 (7,62)
0.020 (0,51) MIN
0.015 (0,38)
Gage Plane
0.200 (5,08) MAX
Seating Plane
0.010 (0,25) NOM
0.125 (3,18) MIN
0.100 (2,54)
0.021 (0,53)
0.015 (0,38)
0.430 (10,92)
MAX
0.010 (0,25) M
4040082/D 05/98
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001
For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright  2005, Texas Instruments Incorporated