ETC PI74FCT373ATL

PI74FCT373T/533T/573T
PI74FCT373T/533T/573T
Ω Series)
(25Ω
P174FCT2373T/2573T
Ω Series) P174FCT2373T/2573T
(25Ω
Octal
TransparentLATCHES
Latches
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
OCTAL
TRANSPARENT
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Fast CMOS Octal
Transparent Latches
Product Features:
• PI74FCT373/533/573/2373/2573T is pin compatible with bipolar
FAST™ Series at a higher speed and lower power
consumption
• 25Ω series resistor on all outputs (FCT2XXX only)
• TTL input and output levels
• Low ground bounce outputs
• Extremely low static power
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packages available:
– 20-pin 173 mil wide plastic TSSOP (L)
– 20-pin 300 mil wide plastic DIP (P)
– 20-pin 150 mil wide plastic QSOP (Q)
– 20-pin 150 mil wide plastic TQSOP (R)
– 20-pin 300 mil wide plastic SOIC (S)
• Device models available upon request
Product Description:
Pericom Semiconductor’s PI74FCT series of logic circuits are
produced in the Company’s advanced 0.6/0.8 micron CMOS
technology, achieving industry leading speed grades. All
PI74FCT2XXX devices have a built-in 25 ohm series resistor on
all outputs to reduce noise resulting from reflections, thus
eliminating the need for an external terminating resistor.
The PI74FCT373T/533T/573T and P174FCT2373T/2573T are
8-bit wide octal transparent latches designed with 3-state outputs
and are intended for bus oriented applications. When Latch Enable
(LE) is HIGH, the flip-flops appear transparent to the data. The
data that meets the set-up time when LE is LOW is latched. When
OE is HIGH, the bus output is in the high impedance state.
PI74FCT373/2373T and PI74FCT573/2573T Logic Block Diagram
D0
D1
D
D2
D
D3
D
O
D
O
G
D4
D
O
G
D5
D
O
G
D6
D
O
G
D7
D
O
G
O
G
O
G
G
LE
OE
O0
O1
O2
O3
O4
O5
O6
O7
PI74FCT533T Logic Block Diagram
D1
D0
D
D2
D
D3
D
O
D
O
G
D4
D
O
G
D5
D
O
G
D6
D
O
G
D7
D
O
G
O
G
O
G
G
LE
OE
O0
O1
O2
O3
1
O4
O5
O6
O7
PS2015A 03/11/96
PI74FCT373T/533T/573T
(25Ω
Ω Series) P174FCT2373T/2573T
OCTAL TRANSPARENT LATCHES
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT373/2373T Product Pin Configuration
OE
O0
D0
D1
O1
O2
D2
D3
O3
GND
1
20
2
19
3
18
20-PIN
4
L20 17
5
P20 16
6
Q20 15
R20 14
7
S20 13
8
9
12
10
11
Product Pin Description
Pin Name
OE
LE
D0-D7
O0-O7
O0-O7
GND
VCC
Vcc
O7
D7
D6
O6
O5
D5
D4
O4
LE
PI74FCT533T Truth Table(1)
PI74FCT533T Product Pin Configuration
OE
O0
D0
D1
O1
O2
D2
D3
O3
GND
1
20
2
19
3 20-PIN 18
L20 17
4
P20 16
5
Q20 15
6
R20 14
7
S20
8
13
9
12
10
11
DN
H
L
X
Vcc
O7
D7
D6
O6
O5
D5
D4
O4
LE
1
20
2
19
3 20-PIN 18
L20
4
17
P20
5
16
Q20
6
R20 15
7
14
S20
8
13
9
12
10
11
Inputs
LE
H
H
X
OE
L
L
H
Outputs
ON
L
H
Z
PI74FCT373/573/2373/2573T Truth Table(1)
DN
H
L
X
PI74FCT573/2573T Product Pin Configuration
OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
Description
Output Enable Input (Active LOW)
Latch Enable Input (Active HIGH)
Data Inputs
3-State Outputs
Complementary 3-State Outputs
Ground
Power
1.
Vcc
O0
O1
O2
O3
O4
O5
O6
O7
Inputs
LE
H
H
X
OE
L
L
H
Outputs
ON
H
L
Z
H = High Voltage Level
L = Low Voltage Level
X = Don’t Care
Z = High Impedance
LE
2
PS2015A 03/11/96
PI74FCT373T/533T/573T
(25Ω
Ω Series) P174FCT2373T/2573T
OCTAL TRANSPARENT LATCHES
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ................................................................. –65°C to +150°C
Ambient Temperature with Power Applied ................................. -40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .......... –0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ....... –0.5V to +7.0V
DC Input Voltage ......................................................................... –0.5V to +7.0V
DC Output Current ................................................................................... 120 mA
Power Dissipation ......................................................................................... 0.5W
Note:
Stresses greater than those listed under
MAXIMUM RATINGS may cause permanent
damage to the device. This is a stress rating
only and functional operation of the device at
these or any other conditions above those
indicated in the operational sections of this
specification is not implied. Exposure to
absolute maximum rating conditions for
extended periods may affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 5.0V ± 5%)
Parameters Description
Test Conditions(1)
Min. Typ(2) Max. Units
VOH
Output HIGH Voltage
VCC = Min., VIN = VIH or VIL
IOH = –15.0 mA
2.4
3.0
V
VOL
Output LOW Current
VCC = Min., VIN = VIH or VIL
IOL = 64 mA
0.3
0.55
V
VOL
Output LOW Current
VCC = Min., VIN = VIH or VIL
IOL = 12 mA (25Ω Series)
0.3
0.50
V
VIH
Input HIGH Voltage
Guaranteed Logic HIGH Level
VIL
Input LOW Voltage
Guaranteed Logic LOW Level
IIH
Input HIGH Current
VCC = Max.
IIL
Input LOW Current
IOZH
High Impedance
IOZL
Output Current
VIK
Clamp Diode Voltage
VCC = Min., IIN = –18 mA
IOFF
Power Down Disable
VCC = GND, VOUT = 4.5V
IOS
Short Circuit Current
VCC = Max.(3), VOUT = GND
VH
Input Hysteresis
2.0
V
0.8
V
VIN = VCC
1
µA
VCC = Max.
VIN = GND
–1
µA
VCC = MAX.
VOUT = 2.7V
1
µA
VOUT = 0.5V
–1
µA
–0.7
–1.2
V
—
—
100
µA
–60
–120
mA
200
mV
Capacitance (TA = 25°C, f = 1 MHz)
Parameters(4)
Description
Test Conditions
Typ
Max.
Units
CIN
Input Capacitance
VIN = 0V
6
10
pF
COUT
Output Capacitance
VOUT = 0V
8
12
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
3
PS2015A 03/11/96
PI74FCT373T/533T/573T
(25Ω
Ω Series) P174FCT2373T/2573T
OCTAL TRANSPARENT LATCHES
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Test Conditions(1)
Parameters Description
VCC = Max.
Typ(2)
Max.
Units
VIN = GND or VCC
0.1
500
µA
Min.
ICC
Quiescent Power
Supply Current
∆ICC
Supply Current per
Input @ TTL HIGH
VCC = Max.,
VIN = 3.4V(3)
0.5
2.0
mA
ICCD
Supply Current per
Input per MHz(4)
VCC = Max.,
Outputs Open
OE = GND
LE = VCC
One Bit Toggling
50% Duty Cycle
VIN = VCC
VIN = GND
0.15
0.25
mA/
MHz
IC
Total Power Supply
Current(6)
VCC = Max.,
Outputs Open
fI = 10 MHZ
50% Duty Cycle
OE = GND
LE = VCC
One Bit Toggling
VIN = VCC
VIN = GND
1.5
3.0(5)
mA
VIN = 3.4V
VIN = GND
1.8
4.5(5)
VIN = VCC
VIN = GND
3.0
6.0(5)
VIN = 3.4V
VIN = GND
5.0
14.0(5)
VCC = Max.,
Outputs Open
fI = 2.5 MHZ
50% Duty Cycle
OE = GND
LE = VCC
Eight Bits Toggling
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC =IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ∆ICC DHNT + ICCD (fCP/2 + fINi)
ICC = Quiescent Current
∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fI = Input Frequency
NI = Number of Inputs at fI
All currents are in milliamps and all frequencies are in megahertz.
4
PS2015A 03/11/96
PI74FCT373T/533T/573T
(25Ω
Ω Series) P174FCT2373T/2573T
OCTAL TRANSPARENT LATCHES
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT373/2373T Switching Characteristics over Operating Range
373T/2373T
373AT/2373AT
Com.
Parameters
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tSU
tH
tW
373CT/2373CT
Com.
373DT
Com.
Com.
Description
Conditions(1)
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Propagation Delay
DN to ON
Propagation Delay
LE to ON
Output Enable Time
OE to ON
Output Disable Time(3)
OE to ON
Setup Time HIGH or
LOW, DN to LE
Hold Time HIGH or
LOW, DN to LE
LE Pulse Width(3)
HIGH
CL = 50 pF
RL = 500Ω
1.5
8.0
1.5
5.2
1.5
4.2
1.5
3.8
ns
2.0
13.0
2.0
8.5
2.0
5.5
1.5
4.9
ns
1.5
12.0
1.5
6.5
1.5
5.5
1.5
5.5
ns
1.5
7.5
1.5
5.5
1.5
5.0
1.5
5.0
ns
2.0
—
2.0
—
2.0
—
2.0
—
ns
1.5
—
1.5
—
1.5
—
1.5
—
ns
6.0
—
5.0
—
5.0
—
4.0
—
ns
PI74FCT533T Switching Characteristics over Operating Range
533T
533AT
Com.
Parameters
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tSU
tH
tW
533CT
Com.
Com.
Description
Conditions(1)
Min
Max
Min
Max
Min
Max
Unit
Propagation Delay
DN to ON
Propagation Delay
LE to ON
Output Enable Time
OE to ON
Output Disable Time(3)
OE to ON
Setup Time HIGH or
LOW, DN to LE
Hold Time HIGH or
LOW, DN to LE
LE Pulse Width(3)
HIGH
CL = 50 pF
RL = 500Ω
1.5
10.0
1.5
5.2
1.5
4.2
ns
2.0
13.0
2.0
8.5
2.0
5.5
ns
1.5
11.0
1.5
6.5
1.5
5.5
ns
1.5
7.0
1.5
5.5
1.5
5.0
ns
2.0
—
2.0
—
2.0
—
ns
1.5
—
1.5
—
1.5
—
ns
6.0
—
5.0
—
5.0
—
ns
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not production tested.
5
PS2015A 03/11/96
PI74FCT373T/533T/573T
(25Ω
Ω Series) P174FCT2373T/2573T
OCTAL TRANSPARENT LATCHES
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT573/2573T Switching Characteristics over Operating Range
573T/2573T
573AT/2573AT
Com.
Parameters
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tSU
tH
tW
573CT
Com.
573DT
Com.
Com.
Description
Conditions(1)
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Propagation Delay
DN to ON
Propagation Delay
LE to ON
Output Enable Time
OE to ON
Output Disable Time(3)
OE to ON
Setup Time HIGH or
LOW, DN to LE
Hold Time HIGH or
LOW, DN to LE
LE Pulse Width(3)
HIGH
CL = 50 pF
RL = 500Ω
1.5
8.0
1.5
5.2
1.5
4.2
1.5
3.8
ns
2.0
12.0
2.0
8.5
2.0
5.5
2.0
4.9
ns
1.5
9.5
1.5
6.5
1.5
5.5
1.5
5.5
ns
1.5
6.5
1.5
5.5
1.5
5.0
1.5
5.0
ns
2.0
—
2.0
—
2.0
—
1.5
—
ns
1.5
—
1.5
—
1.5
—
1.0
—
ns
6.0
—
5.0
—
5.0
—
3.0
—
ns
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not production tested.
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
6
PS2015A 03/11/96