ELANTEC EL2142CS

EL2142C
EL2142C
Differential Line Receiver
Features
General Description
#
#
#
#
#
#
The EL2142C is a very high bandwidth amplifier designed to
extract the difference signal from noisy environments, and is
thus primarily targeted for applications such as receiving signals from twisted pair lines, or any application where common
mode noise injection is likely to occur.
Differential input range g 2.3V
150 MHz 3 dB bandwidth
400 V/ms slewrate
g 5V supplies or single supply
50 mA minimum output current
Output swing (100X load) to
within 1.5V of supplies
# Low power b 11 mA typical
Applications
#
#
#
#
#
Twisted pair receiver
Differential line receiver
VGA over twisted pair
ADSL/HDSL receiver
Differential to single ended
amplification.
# Reception of analog signals in a
noisy environment.
The EL2142C is stable for a gain of one, and requires two external resistors to set the voltage gain.
The output common mode level is set by the reference pin
(VREF), which has a b 3 dB bandwidth of over 100 MHz. Generally, this pin is grounded, but it can be tied to any voltage
reference.
The output can deliver a minimum of g 50 mA and is short
circuit protected to withstand a temporary overload condition.
Connection Diagrams
EL2142C SO, P-DIP
Ordering Information
Part No.
Temp. Range
Package
EL2142CN b 40§ C to a 85§ C 8-pin DIP
EL2142CS
Outline Ý
MDP0031
b 40§ C to a 85§ C 8-pin SOIC MDP0027
2142-1
January 1996 Rev A
Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a ‘‘controlled document’’. Current revisions, if any, to these
specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.
© 1996 Elantec, Inc.
EL2142C
Differential Line Receiver
Absolute Maximum Ratings (TA e 25§ C)
Supply Voltage (VCC – VEE)
Maximum Output Current
Storage Temperature Range
0V to 12.6V
g 60 mA
b 65§ C to a 150§ C
a 150§ C
a 300§ C
b 40§ C to a 85§ C
Operating Junction Temperature
Lead Temperature ( k5 sec)
Recommended Operating Temperature
Important Note:
All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually
performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test
equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore TJ e TC e TA.
Test Level
I
II
III
IV
V
Test Procedure
100% production tested and QA sample tested per QA test plan QCX0002.
100% production tested at TA e 25§ C and QA sample tested at TA e 25§ C ,
TMAX and TMIN per QA test plan QCX0002.
QA sample tested per QA test plan QCX0002.
Parameter is guaranteed (but not tested) by Design and Characterization Data.
Parameter is typical value at TA e 25§ C for information purposes only.
DC Electrical Characteristics
(VCC e a 5V, VEE e b 5V, TA e 25C, VIN e 0V, RL e 100, unless otherwise specified)
Description
Min
Typ
Max
Test
Level
g 3.0
g 5.0
g 6.3
I
V
11
14
I
mA
mV
Units
Vsupply
Supply Operating Range (VCC – VEE)
IS
Power Supply Current (no load)
VOS
Input Referred Offset Voltage
b 25
10
40
I
IIN
Input Bias Current (VIN, VINB, VREF)
b 20
6
20
I
mA
ZIN
Differential Input Resistance
400
V
KX
CIN
Differential Input Capacitance
pF
VDIFF
Differential Input Range
AVOL
Open Loop Voltage Gain
VIN
Input Common Mode Voltage Range
b 2.6
VOUT
Output Voltage Swing (50X load to GND)
g 2.9
g 3.1
I
V
IOUT(min)
Minimum Output Current
50
60
I
mA
VN
Input Referred Voltage Noise
V
nV/ SHz
VREF
Output Voltage Control Range
I
V
PSRR
Power Supply Rejection Ratio
60
70
I
dB
CMRR2
Input Common Mode Rejection Ratio (VIN e g 2V)
60
70
I
dB
CMRR1
Input Common Mode Rejection Ratio (full VIN range)
50
60
I
dB
g 2.0
1
V
g 2.3
I
V
75
V
dB
I
V
a 4.0
36
b 2.5
2
a 3.3
TD is 3.3in
Parameter
EL2142C
Differential Line Receiver
AC Electrical Characteristics
Parameter
Description
BW(b3dB)
Min
Typ
Max
Test
Level
Units
b 3 dB Bandwidth (Gain e 1)
150
V
MHz
SR
Slewrate
400
V
V/ms
Tstl
Settling time to 1%
15
V
ns
GBWP
Gain bandwidth product
200
V
MHz
VREFBW(b3 dB)
VREF b3dB Bandwidth
130
V
MHz
VREFSR
VREF Slewrate
100
V
V/msec
%
dG
Differential gain at 3.58 MHz.
0.2
V
di
Differential phase at 3.58 MHz.
0.2
V
Pin Description
Pin Number
Pin Name
Function
1
VFB
Feedback input
2
VIN
Non-inverting input
3
VINB
Inverting input
4
VREF
Sets output voltage level to VREF when VIN e VINB
5
NC
6
VCC
Positive supply voltage
7
VEE
Negative supply voltage
8
VOUT
Output voltage
3
TD is 1.8in
(VCC e a 5V, VEE e b 5V, TA e 25C, VIN e 0V, RLOAD e 100, unless otherwise specified)
EL2142C
Differential Line Receiver
Typical Performance Curves
Frequency Response
(Gain e 1)
IS vs Supply Voltage
2142 – 2
2142 – 3
Frequency Response
vs Resistor R1 (Gain e 4)
CMRR vs Frequency
2142 – 4
2142 – 5
Distortion vs Frequency
(GAIN e 3, RLOAD e 100X)
VIN e 2V pk/pk
VREF Frequency Response
2142 – 6
2142 – 7
4
EL2142C
Differential Line Receiver
Applications Information
2142-8
Gain Equation
VOUT e ((R2 a R1)/R1) c (VIN-VINB a VREF) when R1 tied to GND
VOUT e ((R2 a R1)/R1) c (VIN-VINB) when R1 tied to VREF
Choice of Feedback Resistor
Capacitance Considerations
For a gain of one, VOUT may be shorted back to
VFB, but 100X – 200X improves the bandwidth.
For gains greater than one, there is little to be
gained from choosing resistor R1 value below
200X, for it would only result in increased power
dissipation and potential signal distortion. Above
200X, the bandwidth response will develop some
peaking (for a gain of one), but substantially
higher R1 values may be used for higher voltage
gains, such as up to 1 kX at a gain of four before
peaking will develop.
As with many high bandwidth amplifiers, the
EL2142C prefers not to drive highly capacitive
loads. It is best if the capacitance on VOUT is
kept below 10 pF if the user does not want gain
peaking to develop. The VFB node forms a potential pole in the feedback loop, so capacitance
should be minimized on this node for maximum
bandwidth.
The amount of capacitance tolerated on any of
these nodes in an actual application will also be
dependent on the gain setting and the resistor
values in the feedback network.
5
EL2142C
Differential Line Receiver
Typical Applications
2142-9
Figure 1. Typical Twisted Pair Application
2142-10
Figure 2. Coaxial Cable Driver
6
EL2142C
Differential Line Receiver
Typical Applications Ð Contd.
2142-11
Figure 3. Single Supply Receiver
2142-12
2142-13
Figure 4. Compensated Line Receiver
7
EL2142C
EL2142C
Differential Line Receiver
2142-14
Figure 5. Two Channel Multiplexer
General Disclaimer
Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes
in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any
circuits described herein and makes no representations that they are free from patent infringement.
January 1996 Rev A
WARNING Ð Life Support Policy
Elantec, Inc. products are not authorized for and should not be
used within Life Support Systems without the specific written
consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform
when properly used in accordance with instructions provided can
be reasonably expected to result in significant personal injury or
death. Users contemplating application of Elantec, Inc. products
in Life Support Systems are requested to contact Elantec, Inc.
factory headquarters to establish suitable terms & conditions for
these applications. Elantec, Inc.’s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.
Elantec, Inc.
1996 Tarob Court
Milpitas, CA 95035
Telephone: (408) 945-1323
(800) 333-6314
Fax: (408) 945-9305
European Office: 44-71-482-4596
8
Printed in U.S.A.