SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FEATURES
D Ideal for Active Clamp/Reset Forward,
D
D
D
D
D
D
D
D
D
D
DESCRIPTION
The UCC2897 PWM controller simplifies
implementation of the various active clamp/reset
and synchronous rectifier switching power
topologies.
Flyback and Synchronous Rectifier Apps
Provides Complementary Auxiliary Driver
with Programmable Deadtime (Turn-On
Delay) between AUX and MAIN Switches
Peak Current-Mode Control with 0.5-V
Cycle-by-Cycle Current Limiting
Hiccup Mode 0.75-V Current Limit
TrueDrivet 2-A Sink, 2-A Source Outputs
110-V Input Startup Device
Trimmed Internal Bandgap Reference for
Accurate Line UV and Line OV Threshold
Programmable Slope Compensation
High-Performance 1.0-MHz Synchronizable
Oscillator with Internal Timing Capacitor
Precise Programmable Maximum Duty Cycle
PB-Free Lead Finish Package
Based on the UCC2891 active-clamp controller
the UCC2897 is a peak current-mode, fixedfrequency, high-performance pulse width modulator.
It includes the logic and the drive capability for the
P-channel auxiliary switch along with a simple
method of programming the critical delays for
proper active clamp operation.
Features include an internal programmable slope
compensation circuit, precise DMAX limit, and a
synchronizable oscillator with an internal timing
capacitor. An accurate line monitoring function
also programs the converter’s ON and OFF
transitions with regard to the bulk input voltage.
The UCC2897 adds a second level hiccup mode
current
sense
threshold,
bi-directional
synchronization and the input overvoltage
protection functionalities that are not available on
the 16-pin UCC2891. The UCC2897 is offered in
20-pin TSSOP (PW) package.
APPLICATIONS
D High-Efficiency DC/DC Power Supplies
D Server Power, 48-V Telecom, Datacom, and
42-V Automotive Applications
TYPICAL APPLICATION DIAGRAM
BIAS
WINDING
UCC2897
3
RDEL
4
RTON
5
RTOFF
6
VREF
7
VIN
1
LINEOV
19
LINEUV
18
VDD
17
PVDD
16
+VIN
CBULK
LOAD
CCLAMP
Q1
Q2
SYNC
15
8
GND
OUT
9
CS
AUX
14
10
RSLOPE PGND
13
12
SS/SD
FB
11
SR
DRIVE
RCS
SECONDARY
SIDE E/A
RF
UDG−03186
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
!" #!$% &"'
&! #" #" (" " ") !"
&& *+' &! #", &" ""%+ %!&"
", %% #""'
Copyright 2004, Texas Instruments Incorporated
www.ti.com
1
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
UNIT
Supply voltage range, VDD
(IDD < 10 mA)
Analog inputs
FB, CS
Output source current (peak), IO_SOURCE
Output sink current (peak), IO_SINK
15
V
−0.3 to (VREF + 0.3)
not to exceed 6
V
2.5
OUT, AUX
A
−2.5
Operating junction temperature range, TJ
−55 to 150
Storage temperature, Tstg
−65 to 150
°C
C
Lead temperature, Tsol, 1,6 mm (1/16 inch) from case for 10 seconds
300
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is
not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to
GND. Currents are positive into and negative out of, the specified terminal.
RECOMMENDED OPERATING CONDITIONS
MIN
Supply voltage, VDD
8.5
Supply bypass capacitance
NOM
12.0
MAX
14.5
V
µF
1
Timing resistance, RT (for 250-kHz operation)
UNIT
75
kΩ
Operating junction temperature, TJ
−40
125
°C
Reference bybass capacitance, CREF
0.1
105
µF
ORDERING INFORMATION
PART
NUMBERS
TA
APPLICATION
AUX
OUTPUT
POLARITY
CYCLE-BYCYCLE CS
THRESHOLD
HICCUP MODE
CS
THRESHOLD
110-V HV JFET
START-UP
CIRCUIT
TSSOP−20
(PW)
−40°C to 125°C
DC/DC
P-Channel
0.5 V
0.75 V
Yes
UCC2897PW
† The PW package is available taped and reeled. Add R suffix to device type (e.g. UCC2897PWR) to order quantities of 2,000 devices per
reel. Bulk quantities are 70 units per tube.
‡ The TSSOP-20 (PW) package uses Pb-free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow
temperature and compatible with either lead free or Sn/Pb soldering operations.
2
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
PIN ASSIGNMENTS
PW PACKAGE
(TOP VIEW)
VIN
N/C
RDEL
RTON
RTOFF
VREF
SYNC
GND
CS
RSLOPE
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
N/C
LINEOV
LINEUV
VDD
PVDD
OUT
AUX
PGND
SS/SD
FB
ELECTRICAL CHARACTERISTICS
VDD = 12 V(1), 1-µF capacitor from VDD to GND, 0.01-µF capacitor from VREF to GND, RT(on) = RT(off) = 75 kΩ, RDEL = 10 kΩ,
RSLOPE = 50 kΩ, −40 °C ≤ TA = TJ ≤ 125°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
OVERALL
VDD
Supply voltage range
IDD
Operating supply current(1)(2)
14.5
VFB = 0 V,
VCS = 0 V,
Outputs not switching
2
3
V
mA
HIGH-VOLTAGE BIAS SECTION
V_HV line voltage
Current rating(3)
110
V
7
10
mA
12.2
12.7
13.2
Minimum operating voltage after start
7.6
8.0
8.4
Hysteresis
4.4
4.7
5.0
1.243
1.268
1.294
V
11.8
12.5
13.2
µA
UNDERVOLTAGE LOCKOUT
Start threshold voltage(1)
V
LINE MONITOR
VLINEUV,
OV
ILINEHYS
Line-on, Line-off voltage thresholds(3)
Line hysteresis
SOFT-START
ISS_CH
Charge current
IRT(on) = 2.5 V / RT(on)
IRTON
-30%
IRTON
IRTON
+30%
ISS_DSH
Discharge current
IRT(on) = 2.5 V / RT(on)
IRTON
-30%
IRTON
IRTON
+30%
0.4
0.5
0.6
4.85
5.00
5.15
4.75
5.00
5.25
−20
−11
VSS/SD
Discharge/shutdown threshold voltage
VOLTAGE REFERENCE
VREF
Reference voltage
TJ = 25°C
0 A < IREF < 5 mA,
ISC
Short circuit current
REF = 0 V,
(1) Set VDD above the start threshold before setting at 12 V.
(2) Does not include current of the external oscillator network.
(3) Ensured by design. Not production tested.
www.ti.com
over temperature
TJ = 25°C
A
µA
V
V
mA
3
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ELECTRICAL CHARACTERISTICS
VDD = 12 V(1), 1-µF capacitor from VDD to GND, 0.01-µF capacitor from VREF to GND, RT(on) = RT(off) = 75 kΩ, RDEL = 10 kΩ,
RSLOPE = 50 kΩ, −40 °C ≤ TA = TJ ≤ 125°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
INTERNAL SLOPE COMPENSATION
m
Slope(3)
FB = High
-10%
R CS
R SLOPE
+10%
237
250
263
OSCILLATOR
fOSC
Oscillator frequency
Total variation(3)
TJ = 25°C
Line, Temperature
225
VP_P
Oscillator amplitude (peak-to-peak)(3)
SYNCHRONIZATION
VSYNCH
tDEL
270
2
kHz
V
SYNC theshold voltage
2.3
V
SYNC-to-output delay
50
ns
PWM
Maximum duty cycle
66%
70%
Minimum duty cycle
PWM offset
74%
0%
CS = 0 V
0.43
0.52
0.61
10
19
28
V
OUTPUT (OUT AND AUX)
tR
tF
Rise time
CLOAD = 2 nF
Fall time
CLOAD = 2 nF
tDEL
tDEL
Delay time (AUX to OUT)(3)
Delay time (OUT to AUX)(3)
CLOAD = 2 nF,
RDEL = 10 kΩ
CLOAD = 2 nF,
RDEL = 10 kΩ
IOUT(src)
IOUT(sink)
Output source current(3)
Output sink current(3)
5
14
23
90
110
130
ns
115
−2
2
VOUT(low) Low-level output voltage
IOUT = 150 mA
VOUT(high) High-level output voltage
IOUT = −150 mA
(1) Set VDD above the start threshold before setting at 12 V.
(2) Does not include current of the external oscillator network.
(3) Ensured by design. Not production tested.
A
0.4
0.9
V
CT
DMAX
OUT
AUX
(N-channel)
tDEL
tDEL
Figure 1. Output Timing Diagram
4
www.ti.com
UDG−03147
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ELECTRICAL CHARACTERISTICS
VDD = 12 V(1), 1-µF capacitor from VDD to GND, 0.01-µF capacitor from VREF to GND, RT(on) = RT(off) = 75 kΩ, RDEL = 10 kΩ,
RSLOPE = 50 kΩ, −40 °C ≤ TA = TJ ≤ 125°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CURRENT SENSE
VLVL
VERR(max)
Current sense level shift voltage(3)
Maximum voltage error (clamped)(3)
Cycle-by-cycle
VCS
Current sense threshold
VFB = 5 V
Hiccup mode
(3) Ensured by design. Not production tested.
0.45
0.50
0.55
4.8
5.0
5.2
0.43
0.48
0.53
0.71
0.76
0.81
V
FUNCTIONAL BLOCK DIAGRAM
VIN
1
VREF
N/C
2
0.05 y IRDEL
IRDEL
RDEL
Start
1.27 V
1−DMAX
OUT
IDSCHG
VREF
IRDEL
SYNC
S
Q
R D
Q
OUT
14
AUX
13
PGND
VREF
IRDEL
+
Turn−on Delay
VREF
VREF
0.75 V
5 y ISLOPE
0.43 y ICHG
4yR
9
CT
ISLOPE
RSLOPE
15
REF
0.5 V
CS
VDD
16 PVDD
Turn−on Delay
GEN
8
17
OUT
VDD
GND
LINEUV
OFF
5
7
18
13 V/8 V
PWM
CT
SYNC
LINEOV
VDD
End
4
6
19
LineUV
2.5 V
VREF
N/C
1.27 V
CLOCK
ICHG
RTOFF
20
LineOV
3
2.5 V
RTON
0.05 y IRDEL
VREF
2.5 V
1−DMAX
12
SS/SD
Restart
VDD
VREF
LineUV
LineOV
R
10
UVLO & SS
Enable
11
www.ti.com
FB
5
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
TERMINAL FUNCTIONS
TERMINAL
NAME
UCC2897
I/O
DESCRIPTION
AUX
14
O
This output drives the auxiliary clamp MOSFET which is turned on when the main PWM switching device is turned off. The AUX pin can directly drive the auxiliary switch with 2-A source turn-on current
and 2-A sink turn-off current.
CS
9
I
This pin is used to sense the peak current utilized for current mode control and for current limiting functions. The peak signal which can be applied to this pin before pulse-by-pulse current limiting activates
is approximately 0.50 V for the UCC2897.
FB
11
I
This pin is used to bring the error signal from an external optocoupler or error amplifier into the PWM
control circuitry. Often, there is a resistor tied from FB to VREF, and an optocoupler is used to pull the
control pin closer to GND to reduce the pulse width of the OUT output driving the main power switch of
the converter.
GND
8
−
This pin serves as the fundamental analog ground for the PWM control circuitry. This pin should be
connected to PGND directly at the device.
LINEOV
19
I
Provides the LINE overvoltage function.
LINEUV
18
I
This pin provides a means to accurately enable/disable the power converter stage by monitoring the
bulk input voltage or another parameter. When the circuit initially starts (or restarts from a disabled
condition), a rising input on LINEUV enables the outputs when the threshold of 1.27 V is crossed. After
the circuit is enabled, then a falling LINEUV signal disables the outputs when the same threshold is
reached. The hysteresis between the two levels is programmed using an internal current source.
OUT
15
O
This output pin drives the main PWM switching element MOSFET in an active clamp controller. It can
directly drive an N-channel device with 2-A source turn-on current and 2-A sink turn-off current.
PGND
13
−
The PGND should serve as the current return for the high-current output drivers OUT and AUX. Ideally,
the current path from the outputs to the switching devices, and back would be as short as possible, and
enclose a minimal loop area.
PVDD
16
I
This is the supply pin for the power devices in the IC. It is separated internally from the VDD pin.
RSLOPE
10
I
A resistor connected from this pin to GND programs an internal current source that sets the slope compensation ramp for the current mode control circuitry.
RTDEL
3
I
A resistor from this pin to GND programs the turn-on delay of the two gate drive outputs to accommodate the resonant transitions of the active clamp power converter.
RTOFF
5
I
A resistor connected from this pin to GND programs an internal current source that discharges the internal timing capacitor.
RTON
4
I
A resistor connected from this pin to GND programs an internal current source that charges the internal
timing capacitor.
SS/SD
12
I
A capacitor from SS/SD to ground is charged by an internal current source of IRTON to program the
soft-start interval for the controller. During a fault condition this capacitor is discharged by a current
source equal to IRTON.
SYNC
7
I
The SYNC pin serves as a unidirectional synchronization input for the internal oscillator. The synchronization function is implemented such that the user programmable maximum duty cycle (set by RTON
and RTOFF) remains accurate during synchronized operation.
VDD
17
I
This is the power supply for the device. There should be a minimum 0.1-µF capacitor directly from VDD
to PGND.
VIN
1
I
This pin is connected to the input power rail directly. Inside the device, a high-voltage start-up device is
utilized to provide the start-up current for the controller until a bootstrap type bias rail becomes available.
VREF
6
O
This is the 5-V reference voltage that can be utilized for an external load of up to 5 mA. Since this reference provides the supply rail for internal logic, it should be bypassed to AGND as close as possible to
the device.
6
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
DETAILED PIN DESCRIPTIONS
VIN (pin 1)
The UCC2897 controller are equipped with a high voltage, P-channel JFET start up device to initiate operation
from the input power source of the converter in applications where the input voltage does not exceed the 110-V
maximum rating of the start up transistor. In these applications, the VIN pin can be connected directly to the
positive terminal of the input power source. The internal JFET start up transistor provides approximately 15-mA
charge current for the energy storage capacitor (CBIAS) connected across the VDD (pin 14) and PGND (pin 11)
terminals. Note that the start up device is turned off immediately when the voltage on the VDD pin exceeds
approximately 13.5 V, the controller’s undervoltage lockout threshold for turn-on. The JFET is also disabled at
all times when the high-current gate drivers are switching to protect against excessive power dissipation and
current through the device.
For more information on biasing the UCC2897, refer to the Setup Guide and Additional Application Sections
of this datasheet.
RDEL (pin 3)
This pin is internally connected to an approximately 2.5-V DC source. A resistor (RDEL) to GND (pin 6) sets the
turn-on delay for both gate drive signals of the UCC2987 controller. The delay time is identical for both switching
transitions, between OUT (pin 13) is turning off and AUX (pin 14) is turning on as well as when AUX (pin 14)
is turning off and OUT (pin 13) is turning on. The delay time is defined as:
t DEL + R DEL
1.1
10 *11
(1)
For proper selection of the delay time refer to the various references describing the design of active clamp power
converters.
RTON (pin 4)
This pin is internally connected to an approximately 2.5-V DC source. A resistor (RON) to GND (pin 6) sets the
charge current of the internal timing capacitor. The RTON pin, in conjunction with the RTOFF pin (pin 3) are used
to set the operating frequency and maximum operating duty cycle of the UCC2897.
RTOFF (pin 5)
This pin is internally connected to an approximately 2.5-V DC source. A resistor (ROFF) to GND (pin 6) sets the
discharge current of the internal timing capacitor. The RTON and RTOFF pins are used to set the switching
period (TSW) and maximum operating duty cycle (DMAX) according to the following equations:
t ON + 37.33
t OFF + 16
10 *12
10 *12
R ON
(2)
R OFF
(3)
T SW + t ON ) t OFF
D MAX +
(4)
t ON
T SW
(5)
www.ti.com
7
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
DETAILED PIN DESCRIPTIONS (continued)
VREF (pin 6)
The controller’s internal, 5-V bias rail is connected to this pin. The internal bias regulator requires a good quality
ceramic bypass capacitor (CVREF) to GND (pin 6) for noise filtering and to provide compensation to the regulator
circuitry. The recommended CVREF value is 0.22-µF. The minimum bypass capacitor value is 0.022-µF limited
by stability considerations of the bias regulator, while the maximum is approximately 22-µF.
The VREF pin is internally current limited and can supply approximately 5-mA to external circuits. The 5-V bias
is only available when the undervoltage lock out (UVLO) circuit enables the operation of UCC2897 controller.
For the detailed functional description of the undervoltage lock out (UVLO) circuit refer to the Functional
Description section of this datasheet.
SYNC (pin 7)
This pin is a bi-directioanl synchonization terminal.
This pin provides an input for an external clock signal which can be used to synchronize the internal oscillator
of the UCC2897 controller. The synchronizing frequency must be higher than the free running frequency of the
onboard oscillator ǒT SYNC t T SWǓ. The acceptable minimum pulse width of the synchronization signal is
approximately 50 ns (positive logic), and it should remain shorter than ǒ1 * D MAXǓ T SYNC where DMAX is set
by RON and ROFF. If the pulse width of the synchronization signal stays within these limits, the maximum
operating duty ratio remains valid as defined by the ratio of RON and ROFF, and DMAX is the same in free running
and in synchronized modes of operation. If the pulse width of the synchronization signal would exceed the
ǒ1 * DMAXǓ T SYNC limit, the maximum operating duty cycle is defined by the synchronization pulse width.
In the stand-along mode, the sync pin is driven by the internal oscillator which provides output pulses of
approximately TBD-ns wide TBD-V amplitude square wave. This signal can be use to synchronize other PWM
controllers or circuits needing a constant frequency time base.
For more information on synchronization of the UCC2897 refer to the Functional Description section of this
datasheet.
GND (pin 8)
This pin provides a reference potential for all small signal control and programming circuitry inside the
UCC2897.
8
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
DETAILED PIN DESCRIPTIONS (continued)
CS (pin 9)
This is a direct input to the PWM and current limit comparators of the UCC2897 controller. The CS pin should
never be connected directly across the current sense resistor (RCS) of the power converter. A small, customary
R−C filter between the current sense resistor and the CS pin is necessary to accommodate the proper operation
of the onboard slope compensation circuit and in order to protect the internal discharge transistor connected
to the CS pin (RF, CF).
Slope compensation is achieved across RF by a linearly increasing current flowing out of the CS pin. The slope
compensation current is only present during the on-time of the gate drive signal of the main power switch (OUT)
of the converter. The internal pull-down transistor of the CS pin is activated during the discharge time of the
timing capacitor. This time interval is ǒ1 * D MAXǓ T SW long and represents the ensured off time of the main
power switch.
The UCC2897 has a two level over-current protection. There are two different thresholds for cycle by cycle and
hiccup mode current limit operation. The UCC2897 will operate continuously in cycle-by-cycle current limit
mode with a 0.5-V maximum current sense voltage. In case the magnetic components would saturate and the
current level increases by an additional 50% (0.75-V threshold), a hiccup cycle is initiated. The hiccup cycle
consists of a wait period with no switching action while the soft-start capacitor is slowly discharged to 0.5 V
followed by a normal soft start sequence.
RSLOPE (pin 10)
A resistor (RSLOPE) connected between this pin and GND (pin 6) sets the amplitude of the slope compensation
current. During the on time of the main gate drive output (OUT) the voltage across RSLOPE is a representation
of the internal timing capacitor waveform. As the timing capacitor is being charged, the voltage across RSLOPE
also increases, generating a linearly increasing current waveform. The current provided at the CS pin for slope
compensation is proportional to this current flowing through RSLOPE.
Due to the high speed, AC voltage waveform present at the RSLOPE pin, the parasitic capacitance and
inductance of the external circuit components connected to the RSLOPE pin should be carefully minimized.
For more information on how to program the internal slope compensation refer to the Setup Guide section of
this datasheet.
FB (pin 11)
This pin is an input for the control voltage of the pulse width modulator of the UCC2897. The control voltage
is generated by an external error amplifier by comparing the converters output voltage to a voltage reference
and employing the compensation for the voltage regulation loop. Usually, the error amplifier is located on the
secondary side of the isolated power converter and its output voltage is sent across the isolation boundary by
an opto coupler. Thus, the FB pin is usually driven by the opto coupler. An external pull-up resistor to the VREF
pin (pin 4) is also needed for proper operation as part of the feedback circuitry.
The control voltage is internally buffered and connected to the PWM comparator through a voltage divider to
make it compatible to the signal level of the current sense circuit. The useful voltage range of the FB pin is
between approximately 1.25 V and 4.5 V. Control voltages below the 1.25-V threshold result in zero duty cycle
(pulse skipping) while voltages above 4.5 V result in full duty cycle (DMAX) operation.
www.ti.com
9
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
DETAILED PIN DESCRIPTIONS (continued)
SS/SD (pin 12)
A capacitor (CSS) connected between this pin and GND (pin 6) programs the soft start time of the power
converter. The soft-start capacitor is charged by a precise, internal DC current source which is programmed by
the RON resistor connected to pin 2. The soft-start current is defined as:
I SS + 2.5 V
R ON
0.43
(6)
This DC current charges CSS from 0 V to approximately 5 V. Internal to the UCC2897 controller, the soft start
capacitor voltage is buffered and ORed with the control voltage present at the FB pin (pin 9). The lower of the
two voltages manipulates the controller’s PWM engine through the voltage divider described with regards to
the FB pin. Accordingly, the useful control range on the SS pin is similar to the control range of the FB pin and
it is between 1.25 V and 4.5 V approximately.
PGND (pin 13)
This pin serves as a dedicated connection to all high-current circuits inside the UCC2897. The high-current
portion of the controller consists of the two high-current gate drivers, and the various bias connections except
VREF (pin 4). While the PGND (pin 11) and GND (pin 6) pins are connected internally, a low-impedance,
external connection between the two ground pins is also required. It is recommended to form a separate ground
plane for the low current setup components (RDEL, RON, ROFF, CVREF, CF, RSLOPE, CSS and the emitter of the
opto-coupler in the feedback circuit). This separate ground plane (GND) should have a single connection to the
rest of the ground of the power converter (PGND) and this connection should be between pin 6 and pin 11 of
the controller.
AUX (pin 14)
This is a high-current gate drive output for the auxiliary switch to implement the active clamp operation for the
power stage. The auxiliary output (AUX) of the UCC2897 drives a P-channel device as the clamp switch
therefore it requires an active low operation (the switch is ON when the output is low).
OUT (pin 15)
This high-current output drives an external N-channel MOSFET. Each controller in the UCC2897 uses active
high drive signals for the main switch of the converter.
Due to the high speed and high-drive current capability of these outputs (AUX, OUT) the parasitic inductance
of the external circuit components connected to these pins should be carefully minimized. A potential way of
avoiding unnecessary parasitic inductances in the gate drive circuit is to place the controller in close proximity
to the MOSFETs and by ensuring that the outputs (AUX, OUT) and the gates of the MOSFET devices are
connected by wide, overlapping traces.
PVDD (pin 16)
The PVDD pin in the supply rail for the output power devices of the IC. It is completely separated internally by
the VDD pin.
10
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
DETAILED PIN DESCRIPTIONS (continued)
VDD (pin 17)
The VDD rail is the primary bias for the internal, high-current gate drivers, the internal 5-V bias regulator and
for parts of the undervoltage lockout circuit. To reduce switching noise on the bias rail, a good quality ceramic
capacitor (CHF) must be placed very closely between the VDD pin and PGND (pin 11) to provide adequate
filtering. The recommended CHF value is 1-µF for most applications but its value might be affected by the
properties of the external MOSFET transistors used in the power stage.
In addition to the low-impedance, high-frequency filtering, the controller’s bias rail requires a larger value energy
storage capacitor (CBIAS) connected parallel to CHF. The energy storage capacitor must provide the hold up time
to operate the UCC2897 (including gate drive power requirements) during start up. In steady state operation
the controller must be powered from a bootstrap winding off the power transformer or by an auxiliary bias supply.
In case of an independent auxiliary bias supply, the energy storage is provided by the output capacitance of the
bias supply.
LINEUV (pin 18)
This input monitors the incoming power source to provide an accurate undervoltage lockout function with user
programmable hysteresis for the power supply controlled by the UCC2897. The unique property of the
UCC2897 is to use only one pin to implement these functions without sacrificing on performance. The input
voltage of the power supply is scaled to the precise 1.27-V threshold of the undervoltage lockout comparator
by an external resistor divider (RIN1, RIN2). Once the line monitor’s input threshold is exceeded, an internal
current source gets connected to the LINEUV pin. The current generator is programmed by the RDEL resistor
connected to pin 1 of the controller. The actual current level is given as:
I HYST + 2.5 V
R DEL
0.05
(7)
As this current flows through RIN2 of the input divider, the undervoltage lockout hysteresis is a function of IHYST
and RIN2 allowing accurate programming of the hysteresis of the line monitoring circuit.
For more information on how to program the line monitoring function refer to the Setup Guide of this datasheet.
LINEOV (pin 19)
In the UCC2897 controller the high-voltage start-up device is not utilized thus pin 16 is used for a different
function. This input monitors the incoming power source to provide an accurate overvoltage protection with user
programmable hysteresis for the power supply controlled by the controller. The circuit implementation of the
overvoltage protection function is identical to the technique used for monitoring the input power rail for
undervoltage lockout. This allows implementing an accurate threshold and hysteresis using only one pin. The
input voltage of the power supply is scaled to the precise 1.27-V threshold of the overvoltage protection
comparator by an external resistor divider (RIN3, RIN4). Once the line monitor’s input threshold is exceeded, an
internal current source gets connected to the LINEOV pin. The current generator is programmed by the RDEL
resistor connected to pin 1 of the controller. The actual current level is given as:
I HYST + 2.5 V
R DEL
0.05
(8)
As this current flows through RIN4 of the input divider, the overvoltage protection hysteresis is a function of IHYST
and RIN4 allowing accurate programming of the hysteresis of the line monitoring circuit.
For more information on how to program the overvoltage protection, refer to the Setup Guide of this datasheet.
www.ti.com
11
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
JFET Control and UVLO
The UCC2897 controller includes the 110-V high voltage JFET start up transistor. The steady state power
consumption of the of the control circuit which also includes the gate drive power loss of the two power switches
of an active clamp converter exceeds the current and thermal capabilities of the device. Thus the JFET should
only be used for initial start up of the control circuitry and to provide keep-alive power during stand-by mode
when the gate drive outputs are not switching. Accordingly, the start-up device is managed by its own control
algorithm implemented on board the UCC2897. The following timing diagram illustrates the operation of the
JFET start up device.
VON
VIN
Bootstrap bias
VDD
OFF
JFET
OFF
OFF
Enable
Command
SS/SD
OUTPUTs
OFF
OFF
OFF
SWITCHING
SWITCHING
UDG−03148
Figure 2. JFET Control Startup and Shutdown
During initial power up the JFET is on and charges the CBIAS and CHF capacitors connected to the VDD pin (pin
14). The VDD pin is monitored by the controller’s undervoltage lockout circuit to ensure proper biasing before
the operation is enabled. When the VDD voltage reaches approximately 13.5 V (UVLO turn-on threshold) the
UVLO circuit enables the rest of the controller. At that time, the JFET is turned off and 5 V appears on the VREF
terminal (pin 4). Switching waveforms might not appear at the gate drive outputs unless all other conditions of
proper operation are met. These conditions are:
D
D
D
D
12
sufficient voltage on the VREF pin (VVREF > 4.5V)
the voltage on the CS pin is below the current limit threshold
the control voltage is above the zero duty cycle boundary (VFB > 1.25 V)
the input voltage is in the valid operating range (VVON<VVIN<VVOFF) i.e. the line under or overvoltage
protections are not activated.
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
As the controller starts operation it draws its bias power from the CBIAS capacitor until the bootstrap winding
takes over. During this time VDD voltage is falling rapidly as the JFET is already off but the bootstrap voltage
is still not sufficient to power the control circuits. It is imperative to store enough energy in CBIAS to prevent the
bias voltage to dip below the turn off threshold of the UVLO circuit during the start up time interval. Otherwise
the power supply goes through several cycles of retry attempts before steady state operation might be
established.
During normal operation the bias voltage is determined by the bootstrap bias design. The UCC2897 can tolerate
a wide range of bias voltages between the minimum operating voltage (UVLO turn-off threshold) and the
absolute maximum operating voltage as defined in the datasheet (14 V).
In applications where the power supply must be able to go to stand by in response to an external command,
the bias voltage of the controller must be kept alive to be able to react intelligently to the control signal. In stand
by mode, switching action is suspended for an undefined period of time and the bootstrap power is unavailable
to bias the controller. Without an alternate power source the bias voltage would collapse and the controller would
initiate a re-start sequence. To avoid this situation, the on board JFET of the UCC2897 controller can keep the
VDD bias alive as long as the gate drive outputs remain inactive. As shown in the timing diagram, the JFET is
turned on when VDD = 10 V and charges the CBIAS capacitor to approximately 13.5 V. At that time the JFET
turns off and VDD gradually decreases to 10 V then the procedure is repeated. When the power supply is
enabled again, the controller is fully biased and ready to initiate its soft start sequence. As soon as the gate drive
pulses appear the JFET are turned off and bias must be provided by the bootstrap bias generator.
During power down the situation is different as switching action might continue until the VDD bias voltage drops
below the controller’s own UVLO turn-off threshold (approximately 8 V). At that time the UCC2897 shuts down
completely turning off its 5 V bias rail and returning to start up state when the JFET device is turned on and the
CBIAS capacitor starts charging again. In case the converter’s input voltage is re-established, the UCC2897
attempts to restart the converter.
Line Undervoltage Protection
When the input power source is removed the power supply is turned off by the line undervoltage protection
because the bootstrap winding keeps the VDD bias up as long as switching takes place in the power stage. As
the power supply’s input voltage gradually decreases towards the line cut off voltage the converter’s operating
duty cycle must compensate for the lower input voltage. At minimum input voltage the duty cycle nears its
maximum value (DMAX). Under these conditions the voltage across the clamp capacitor approaches its highest
value since the transformer must be reset in a relatively short time. The timing diagram in Figure 2 highlights
that in the instance when the converter stops switching the clamp capacitor voltage might be at its maximum
level. Since the clamp capacitor’s only load is the power transformer, this high voltage could linger across the
clamp capacitor for a long time when the converter is off. With this high voltage present across the clamp
capacitor a soft start would be very dangerous. Due to the narrow duty cycle of the main switch and the long
on-time of the clamp switch, easily cauing the power transformer to saturate during soft-start.
www.ti.com
13
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
VOFF
VIN
VCLAMP
VSS
TSW
OUT
AUX
UDG−03149
Figure 3. Line Undervoltage Shutdown Waveforms
To eliminate this potential hazard the UCC2897 controller safely discharge the clamp capacitor during power
down. As shown by the timing diagram in Figure 4, the undervoltage lockout circuits stop the power transfer in
the converter by disabling the gate drive signal for the main switch (OUT). The AUX output keeps switching while
the soft-start capacitor CSS is being slowly discharged. Notice that the AUX pulse width gradually increases as
the clamp voltage decreases never applying the high voltage across the transformer for extended period of time.
During the slow discharge of the timing capacitor the converter can not be restarted even if the input voltage
returns to the acceptable range.
Line Overvoltage Protection
When the line overvoltage protection is triggered in the UCC2897 controller, the gate drive signals are
immediately disabled. At the same time, the slow discharge of CSS is initiated. While the soft-start capacitor is
discharging the gate drive signals remains disabled. Once CSS = 0.5 V and the overvoltage disappears from
the input of the power supply, operation resumes through a regular soft-start of the converter as it is
demonstrated in Figure 5.
14
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
VOVP
VOVH
VIN
VSS
OUT
AUX
UDG−03150
Figure 4. Line Overvoltage Sequence
Pulse Skipping
During output load current transients or light load conditions most PWM controller needs to be able to skip some
number of PWM pulses. In an active clamp topology where the clamp switch is driven complementarily to the
main switch, this would apply the clamp voltage across the transformer continuously. Since operating conditions
might require skipping several switching cycles on the main transistor, saturating the transformer is very likely
if the AUX output stays on.
D = 0 Boundary
1.25 V
FB
TSW
OUT
UDG−03151
AUX
Figure 5. Pulse Skipping Operation
To overcome this problem, the UCC2897 incorporates pulse skipping for both outputs in the controller. As can
be seen above, when a pulse is skipped at the main output (OUT) because the feedback signal demands zero
duty ratio, the corresponding output pulse on the AUX output is omitted as well. This operation allows to prevent
reverse saturation of the power transformer and to preserve the clamp capacitor voltage level during pulse
skipping operation.
www.ti.com
15
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
Synchronization
The UCC2897 has a bi-directional synchronization terminal (pin 7). In the stand-alone operation the SYNC pin
is driven by the internal oscillator of the UCC2897 which provides an approximately TBD-ns wide TBD-V
amplitude square wave output. This signal can be used to synchronize other PWM controllers or circuits needing
a constant frequency time base. The synchronization output of the UCC2897 is generated when the internal
timing capacitor reaches its peak value. Therefore, the synchronization waveform does not coincide with the
turn on of the main gate driver output as it is usually implemented in PWM controllers.
The operation of the oscillator and relevant other waveforms in free running and synchronized mode are shown
in Figure 6.
SYNC
(source)
fSW < fSOURCE
SYNC
(pin)
CT
DMAX
OUT
UDG−03152
AUX
Figure 6. Synchronization Waveforms
The most critical and unique feature of the oscillator is to limit the maximum operating duty cycle of the converter.
It is achieved by accurately controlling the charge and discharge intervals of the on board timing capacitor. The
maximum on-time of OUT (pin 13), which is also the maximum duty cycle of the active clamp converter is limited
by the charging interval of the timing capacitor. While the capacitor is being reset to its initial voltage level OUT
is guaranteed to be off.
When synchronization is used, the rising edge of the signal terminates the charging period and initiate the
discharge of the timing capacitor. Once the timing capacitor voltage reaches the predefined valley voltage, a
new charge period starts automatically. This method of synchronization leaves the charge and discharge slopes
of the timing waveform unaffected thus maintains the maximum duty cycle of the converter, independent of the
mode of operation.
Although the synchronization circuit is level sensitive, the actual synchronization event occurs at the rising edge
of the waveform. This allows the synchronizing pulse width to vary significantly but certain limitations must be
observed. The minimum pulse width should be sufficient to guarantee reliable triggering of the internal oscillator
circuitry, therefore it should be greater than approximately 50 nanoseconds. The other limiting factor is to keep
it shorter than ǒ1 * D MAXǓ T SYNC where TSYNC is the period of the synchronization frequency.
16
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
FUNCTIONAL DESCRIPTION
When a wider than ǒ1 * D MAXǓ T SYNC pulse is connected to the SYNC input, the oscillator is not able to
maintain the maximum duty cycle, originally set by the timing resistor ratio (RON, ROFF). Furthermore, the timing
capacitor waveform has a flat portion as highlighted by the vertical marker in the timing diagram. During this
flat portion of the waveform both outputs is off which state is not compatible with the operation of active clamp
power converters. Therefore, this operating mode is not recommended .
Note that both outputs of the UCC2897 controller are off if the synchronization signal stays continuously high.
When two UCC2897’s are synchronized by tying their SYNC pins together, they will operate in−phase. It is
possible to set different maximum duty cycle limits for the two UCC2897’s and still synchronize them by a simple
connection between their respective SYNC terminals.
APPLICATION INFORMATION: SETUP GUIDE
RIN2
RIN1
+VIN
RIN3
RIN4
UCC2897
1
VIN
N/C
20
2
N/C
LINEOV 19
3
RDEL
LINEUV 18
CBIAS
RDEL
VDD
17
PVDD
16
4
RTON
5
RTOFF
6
VREF
OUT
15
7
SYNC
AUX
14
8
GND
PGND
13
9
CS
SS/SD
12
FB
11
POWER STAGE
CHF
RON
ROFF
CVREF
−VIN
CF
RSLOPE
10
RSLOPE
CSS
RF
RVREF
ISOLATED FEEDBACK
Figure 7. UCC2897 Typical Setup
www.ti.com
17
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
APPLICATION INFORMATION: SETUP GUIDE
The UCC2897 offers a highly integrated feature set and excellent accuracy to control an active clamp forward
or active clamp flyback power converter. In order to take advantage of all the benefits integrated in these
controller, the following procedure can simplify the setup and avoid unnecessary iterations in the design
procedure. Refer to Figure 7 setup diagrams for component names.
Before the controller design begins, the power stage design must be completed. From the power stage design
the following operating parameters are needed to complete the setup procedure of the controller:
D
D
D
D
D
D
D
D
D
D
D
Switching frequency (fSW)
Maximum operating duty cycle (DMAX)
Soft start duration (tSS)
Gate drive power requirements of the external power MOSFETs (QG(main), QG(aux))
Bias method and voltage for steady state operation (bootstrap or bias supply)
Gate drive turn-on delay (tDEL)
Turn−on input voltage threshold (VON)
Minimum operating input voltage (VOFF) where VIN (off) < VIN(on)
Maximum operating input voltage (VOVP)
overvoltage protection hysteresis (VOVH)
The down slope of the output inductor current waveform reflected across the primary side current sense
resistor ǒdV LńdtǓ
Step 1. Oscillator
The two timing elements of the oscillator can be calculated from fSW and DMAX by the following two equations:
R ON +
t ON
37.33
R OFF +
10
+
*12
t OFF
16
10 *12
+
D MAX
f SW
37.33
10 *12
(9)
1 * D MAX
f SW
16
10 *12
(10)
where DMAX is a dimensionless number between 0 and 1.
Step 2. Soft Start
Once RON is defined, the charge current of the soft-start capacitor can be calculated as:
I SS + 2.5 V
R ON
0.43
(11)
During soft start, CSS is being charged from 0 V to 5 V by the calculated ISS current. The actual control range
of the soft-start capacitor voltage is between 1.25 V and 4.5 V. Therefore, the soft-start capacitor value must
be based on this narrower control range and the required start up time (tSS) according to:
C SS +
18
I SS t SS
4.5 V * 1.25 V
(12)
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
APPLICATION INFORMATION: SETUP GUIDE
Note, that tSS defines a time interval to reach the maximum current capability of the converter and not the time
required to ramp the output voltage from 0 V to its nominal, regulated level. Using an open-loop start up scheme
does not allow accurate control over the ramp up time of the output voltage. In addition to the ISS and CSS values,
the time required to reach the nominal output voltage of the converter is a function of the maximum output
current (current limit), the output capacitance of the converter and the actual load conditions. If it is critical to
implement a tightly controlled ramp-up time at the output of the converter, the soft-start must be implemented
using a closed loop technique. Closed loop soft-start can be implemented with the error amplifier of the voltage
regulation loop when its voltage reference is ramped from 0 V to its final steady state value during the required
tSS start up time interval.
Step 3. VDD Bypass Requirements
First, the high-frequency filter capacitor is calculated based on the gate charge parameters of the external
MOSFETs. Assuming that the basic switching frequency ripple should be kept below 0.1-V across CHF, its value
can be approximated as:
C HF +
Q G(main) ) Q G(aux)
(13)
0.1 V
The energy storage requirements are defined primarily by the start up time (tSS) and turn-on (approximately
13.5 V) and turn-off (approximately 8 V) thresholds of the controller’s undervoltage lockout circuit monitoring
the VDD voltage at pin 14. In addition, the bias current consumption of the entire primary side control circuit (IDD
+ IEXT) must be known. This power consumption can be estimated as:
ƪ
ǒ
P BIAS + I DD ) I EXT ) Q G(main) ) Q G(aux)
Ǔƫ
f SW
V DD
(14)
During start up (tSS) this power is provided by CBIAS while its voltage must remain above the UVLO turn-off
threshold. This relationship can be expressed as:
P BIAS
t SS t 1
2
C BIAS
ǒ13.5 2 * 8 2Ǔ
(15)
Rearranging the equation yields the minimum value for CBIAS:
C BIAS u
2
P BIAS
t SS
2
2
ǒ13.5 * 8 Ǔ
(16)
Step 4. Delay Programming
From the power stage design, the required turn-on delay (tDEL) of the gate drive signals is defined. The
corresponding RDEL resistor value to implement this delay is given by:
R DEL + ǒt DEL * 50
10 *9Ǔ
0.87
10 11
www.ti.com
(17)
19
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
APPLICATION INFORMATION: SETUP GUIDE
Step 5. Input Voltage Monitoring
The input voltage monitoring functions is governed by the following two expressions of the voltage at the
LINEUV terminal (pin 15):
V VON + V ON
V VON +
ǒ
R IN2
at turn on, and
R IN1 ) R IN2
Ǔ
V OFF * V VON
) I HYST
R IN1
R IN2 at turn off.
(18)
(19)
Since VON and VOFF are given by the power supply specification, VVON equals the 1.27-V threshold of the line
monitor and IHYST is already defined as:
I HYST + 2.5 V
R DEL
0.05
(20)
the two unknown, RIN1 and RIN2 are fully determined. Solving the equations results the following two
expressions for the input voltage divider:
R IN1 +
V ON * V OFF
I HYST
R IN2 + R IN1
(21)
1.27 V
V ON * 1.27 V
(22)
Similar methods can be used to define the divider components of the overvoltage protection input of the
UCC2897 controller.
Step 6. Current Sense and Slope Compensation
The UCC2897 offers onboard, user programmable slope compensation. The programming of the right amount
of slope compensation is accomplished by the appropriate selection of two external resistors, RF and RSLOPE.
First, the current sense filter resistor value (RF) must be calculated based on the desired filtering of the current
sense signal. The filter consists of two components, CF and RF. The CF filter capacitor is connected between
the CS pin (pin 7) and the GND terminal (pin 6). While the value of CF can be freely selected as the first step
of the filter design, it should be minimized to avoid filtering the slope compensation current exiting the CS pin.
The recommended range for the filter capacitance is between 50 pF and 270 pF. The value of the filter resistor
can be calculated from the filter capacitance and the desired filter corner frequency fF.
RF +
2p
1
fF
CF
(23)
After RF is defined RSLOPE can be calculated. The amount of slope compensation is defined by the stability
requirements of the inner peak current loop of the control algorithm and is measured by the number m. When
the slope of the applied compensation ramp equals the down slope of the output inductor current waveform
reflected across the primary side current sense resistor ǒdV LńdtǓ, m equals 1. The minimum value of m is 0.5
to prevent current loop instability. Best current mode performance can be achieved around m=1. The further
increase of m moves the control closer to voltage mode control operation.
20
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
APPLICATION INFORMATION: SETUP GUIDE
In the UCC2897, controller slope compensation is implemented by sourcing a linearly increasing current at the
CS pin. When this current passes through the current sense filter resistor (RF), it is converted to a slope
compensation ramp which can be characterized by its ǒdV SńdtǓ. The ǒdV SńdtǓ of the slope compensation
current is defined by RSLOPE according to:
dI S
5 2V
+
t ON R SLOPE
dt
(24)
where
D 2V is the peak−to−peak ramp amplitude of the internal oscillator waveform
D 5 is the multiplication factor of the internal current mirror
The voltage equivalent of the compensation ramp ǒdV SńdtǓ can be easily obtained by multiplying with RF. After
introducing the application specific m and ǒdV LńdtǓ values, the equation can be rearranged for RSLOPE:
5
R SLOPE +
2V
t ON
RF
ǒ Ǔ
dV L
dt
m
(25)
The UCC2897 controller is dedicated to control current mode active clamp flyback or forward converters in an
isolated power supply. The key advantage of the active clamp topologies is the zero voltage switching (ZVS)
of the primary side semiconductors. This operating mode reduces the switching losses of the converter, thus
facilitates higher switching frequencies or improves efficiency when operated at similar frequencies as its hard
switched counterparts. The simplified schematic below demonstrates the typical implementation of an active
clamp forward converter with high-side clamp utilizing a P-channel auxiliary switch.
Detailed analysis and design examples of active clamp converters are published in the references listed at the
end of this datasheet.
+VIN
Load
Bootstrap
Bias
1
CCLAMP
VIN
17
VDD
AUX
14
CIN
UCC2897
CBIAS
QAUX
P−Channel
Gate Drive
Synchronous
Rectifier
Control
QMAIN
OUT
15
CS
9
FB
11
RCS
GND
Secondary−Side
Error Amplifier
and Isolation
8
−VIN
UDG−03154
Figure 8. Active Clamp Forward Converter
www.ti.com
21
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ADDITIONAL APPLICATION INFORMATION
Gate Drive Implementation
The low side P-channel gate drive circuit involves a level shifter using a capacitor and a diode which ensures
that the gate drive amplitude of the auxiliary switch is independent of the actual duty cycle of the converter.
Detailed analysis and design examples of these and many similar gate drive solutions are given in reference [6].
+VIN
CCLAMP
QAUX
QMAIN
AUX
14
P
Figure 9. Low-Side P-Channel
Bootstrap Biasing
Many converters use a bootstrap circuit to generate its own bias power during steady state operation. The
popularity of this solutions is justified by the simplicity and high efficiency of the circuit. Usually, bias power is
derived from the main transformer by adding a dedicated, additional winding to the structure. Using a flyback
converter as shown in Figure 12, a bootstrap winding provides a quasi-regulated bias voltage for the primary
side control circuits. The voltage on the VDD pin is equal to the output voltage times the turns ratio between
the output and the bootstrap windings in the transformer. Since the output is regulated, the bias rail is regulated
as well.
22
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ADDITIONAL APPLICATION INFORMATION
While the same arrangement can be used in a forward type converter, the bootstrap winding off the main power
transformer would not be able to provide a quasi-regulated voltage. In the forward converter, the voltage across
the bootstrap winding equals the input voltage times the turns ratio. Accordingly the bias voltage would vary with
the input voltage and most likely would exceed the maximum operating voltage of the control circuits at high
line. A linear regulator can be used to limit and regulate the bias voltage if the power dissipation is acceptable.
Another possible solution for the forward converter is to generate the bias voltage from the output inductor as
shown in Figure 13.
Bootstrap Bias 1
+VIN
LOAD
1
VIN
VDD
17
UCC2897
CIN
CBIAS
GND
Synchronous
Rectifier
Control
QMAIN
8
−VIN
UDG−03155
Figure 10. Bootstrap Bias 1, Flyback Example
This solution uses the regulated output voltage across the output inductor during the freewheeling period to
generate a quasi-regulated bias for the control circuits.
Bootstrap Bias 2
+VIN
1
LOAD
VIN
VDD
UCC2897
GND
17
CIN
CBIAS
Synchronous
Rectifier
Control
QMAIN
8
−VIN
UDG−03156
Figure 11. Bootstrap Bias 2, Forward Example
www.ti.com
23
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
ADDITIONAL APPLICATION INFORMATION
This solution uses the regulated output voltage across the output inductor during the freewheeling period to
generate a quasi-regulated bias for the control circuits.
Both of the illustrated solution provides reliable bias power during normal operation. Note that in both cases,
the bias voltages are proportional to the output voltage. This nature of the bootstrap bias supply causes the
converter to operate in a hiccup mode under significant overload or under short-circuit conditions as the
bootstrap winding is not able to hold the bias rail above the undervoltage lockout threshold of the controller.
ADDITIONAL APPLICATION INFORMATION
References and Additional Development Tools
1. Evaluation Module: UCC2891EVM, 48-V to 3.3-V, 30-A Forward Converter with Active Clamp Reset.
2. User’s Guide: Using the UCC2891EVM, 48-V to 3.3-V, 30-A Forward Converter with Active Clamp Reset,
(SLUU178)
3. Application Note: Designing for High Efficiency with the UCC2891 Active Clamp PWM Controller, Steve
Mappus (SLUA303)
4. Power Supply Design Seminar Topic: Design Considerations for Active Clamp and Reset Technique, D.
Dalal, SEM1100−Topic3 (SLUP112)
5. Power Supply Design Seminar Topic: Active Clamp and Reset Technique Enhances Forward Converter
Performance, B. Andreycak, SEM1000−Topic 3. (SLUP108)
6. Power Supply Design Seminar Topic: Design and Application Guide for High Speed MOSFET Gate Drive
Circuits, L. Balogh, SEM1400−Topic 2 (SLUP169)
7. Datasheet: UCC3580, Single Ended Active-Clamp/Reset PWM Controller, (SLUS292A)
8. Evaluation Module: UCC3580EVM, Flyback Converters, Active Clamp vs. Hard−Switched.
9. Reference Designs: Highly Efficient 100W Isolated Power Supply Reference Design Using UCC3580−1.
Texas Instruments Hardware Reference Design Number PMP206.
10. Reference Designs: Active Clamp Forward Reference Design using UCC3580−1. Texas Instruments
Hardware Reference Design Number PMP368
Reference Circuit
For completeness, the schematic diagram of a complete active clamp forward converter using the UCC2897
is shown in Figure 12. The UCC2891 includes many of the core features of the UCC2897 and their setup and
operation are almost identical. The detailed description of the circuit operation and design procedure can be
found in SLUU178.
24
www.ti.com
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
+
+
+
+
ADDITIONAL APPLICATION INFORMATION
Figure 12. UCC2891 EVM Schematic
www.ti.com
25
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
TYPICAL CHARACTERISTICS
UVLO VOLTAGE THRESHOLDS
vs
JUNCTION TEMPERATURE
QUIESCENT CURRENT
vs
SUPPLY VOLTAGE
2.5
12
UVLO On
IDD − Supply Current − mA
VUVLO − UVLO Voltage Thresholds − V
14
10
8
UVLO Off
6
UVLO Hysteresis
4
2.0
1.5
1.0
0.5
2
0
−50
0
−25
0
25
50
75
100
125
0
4
2
TJ − Junction Temperature − °C
6
8
10
12
VDD − Supply Voltage − V
Figure 13
14
16
Figure 14
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
REFERENCE VOLTAGE
vs
TEMPERATURE
10
5.3
VIN = 36 V
0
No Load
10 mA Load
VREF − Reference Voltage − V
IDD − Supply Current − mA
5.2
−10
−20
−30
JFET Source Current
−40
5.0
4.9
4.8
−50
0
2
4
6
8
10
12
VDD − Supply Voltage − V
14
16
4.7
−50
−25
0
25
50
75
TJ − Junction Temperature − °C
Figure 15
26
5.1
Figure 16
www.ti.com
100
125
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
TYPICAL CHARACTERISTICS
VTH − Line Thresholds − V
1.28
1.26
1.24
1.22
1.20
−50
−25
0
25
50
75
100
TJ − Junction Temperature − °C
15
Softstart Discharge Current
10
5
0
−5
−10
−15
−20
−50
125
Softstart Charge Current
−25
0
25
50
75
100
125
TJ − Junction Temperature − °C
Figure 18
Figure 17
SOFTSTART/SHUTDOWN THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE
SWITCHING FREQUENCY
vs
PROGRAMMING RESISTANCE
10 M
0.60
0.58
0.56
fSW − Switching Frequency − Hz
VTH − Softstart/Shutdown Threshold Voltage − V
SOFTSTART CURRENTS
vs
TEMPERATURE
20
ISS(DIS)/ISS(CHG)− Softstart Currents−µA
1.30
LINE UV/OV VOLTAGE THRESHOLD
vs
JUNCTION TEMPERATURE
0.54
0.52
0.50
0.48
0.46
0.44
1M
100 K
10 K
0.42
0.40
−50
−25
0
25
50
75
100
125
TJ − Junction Temperature − °C
1K
10
100
RON = ROFF − Timing Resistance − kΩ
1000
Figure 20
Figure 19
www.ti.com
27
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
TYPICAL CHARACTERISTICS
OSCILLATOR FREQUENCY
vs
JUNCTION TEMPERATURE
MAXIMUM DUTY CYCLE
vs
JUNCTION TEMPERATURE
74
275
RON = ROFF = 75 kΩ
RON = ROFF = 75 kΩ
73
265
DMAX− Maximum Duty Cycle − %
fSW − Switching Frequency − kHz
270
260
255
250
245
240
235
71
70
69
68
67
230
225
−50
72
−25
0
25
50
75
100
TJ − Junction Temperature − °C
66
−50
125
−25
0
25
50
75
100
125
TJ − Junction Temperature − °C
Figure 21
Figure 22
CURRENT SENSE THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE
SYNCHRONIZATION THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE
1.4
VSYNC − Synchronization Threshold Voltage − V
VCS − Current Sense Threshold Voltage − V
2.50
1.2
1.0
0.8
Hiccup Mode
0.6
0.4
Cycle-by-Cycle Current Limit
0.2
0
−50
−25
0
25
50
75
100
TJ − Junction Temperature − °C
125
2.40
2.35
2.30
2.25
2.20
2.15
2.10
−50
−25
0
25
50
75
100
TJ − Junction Temperature − °C
Figure 23
28
2.45
Figure 24
www.ti.com
125
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
TYPICAL CHARACTERISTICS
DELAY TIME
vs
DELAY RESISTANCE
OUT AND AUX RISE AND FALL TIME
vs
JUNCTION TEMPERATURE
700
25
CLOAD = 2 nF
600
500
15
tDEL− Delay Time − ns
tR/tF − Rise and Fall Times − ns
Rise Time
20
Fall Time
10
400
300
200
5
100
0
−50
0
−25
0
25
50
75
100
TJ − Junction Temperature − °C
10
0
125
20
30
40
RDEL − Delay Resistance − kΩ
50
Figure 26
Figure 25
DELAY TIME
vs
JUNCTION TEMPERATURE
DELAY TIME
vs
JUNCTION TEMPERATURE
250
800
RDEL = 10 kΩ
RDEL = 50 kΩ
700
200
tDEL− Delay Time − µs
tDEL− Delay Time − ns
600
OUT to AUX
150
100
500
AUX to OUT
OUT to AUX
400
300
200
AUX to OUT
50
100
0
−50
−25
0
25
50
75
100
125
0
−50
−25
0
25
50
75
100
125
TJ − Junction Temperature − °C
TJ − Junction Temperature − °C
Figure 27
Figure 28
www.ti.com
29
SLUS591A − NOVEMBER 2003 − REVISED MARCH 2004
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°−ā 8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
8
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
30
www.ti.com
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°– 8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
8
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-153
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2004, Texas Instruments Incorporated