ETC RTC4543SA

Real time clock module
SERIAL-INTERFACE REAL TIME CLOCK MODULE
RTC-4543SA/SB
•
•
•
•
•
•
Builtin crystal unit allows adjustment-free efficient operation.
Automatic leap year correction.
Output selectable between 32.768 KHz/1 Hz.
Operating voltage range: 2.5V to 5.5V.
Supply voltage detection voltage: 1.7±0.3V.
Low current consumption: 1.0 µA/2.0V (Max.)
Actual size
Specifications (characteristics)
Absolute Max. rating
Item
Symbol
Condition
Power source voltage
VDD
VDD-GND
Input voltage
VIN
Output voltage
VOUT
Storage temperature
TSTG
Terminal connection
Min.
Max.
Unit
7.0
RTC-4543SA
-0.3
V
VDD+0.3
14 13 12 11 10 9
8
1
7
No. 4543SA
1
GND
2
N.C
3
CE
4
FSEL
WR
5
FOE
6
N.C
7
N.C
8
VDD
9
CLK
10
DATA
11
N.C
12
N.C
13
FOUT
14
—
15
—
16
—
17
—
18
—
-55
+125
˚C
Min.
Max.
Unit
5.5
V
+85
˚C
Operating range
Item
Symbol
Operating voltage
VDD
Date holding voltage
VCLK
Operating temperature
TOPR
Condition
2.5
—
1.4
-40
2 3
4 5
6
RTC-4543SB
18 17 16 15 14 13 12 11 10
Frequency characteristics
Top
-10 to +70˚C
+10/-120
fV
Ta=25˚C, VDD=2.0 to 5.5V
±2
ppm/V
tOSC
Ta=25˚C, VDD=2.5V
3
s
fa
First year Ta=25˚C, VDD=5V
±5
ppm/year
4 5
6
7
8
9
Condition
Min.
0.8VDD
Typ.
Max. Unit
External dimensions
(Unit: mm)
RTC-4543SA (SOP 14-pin)
R4543 B
E 607 6A
V
10.1±0.2
µA
V
0˚ to
10˚
0.05 min.
0.6
RTC-4543SB
0.15
(SOP 18-pin)
µA
R4543 B
V
E
607 6A
11.4±0.2
µA
1.27
7.8±0.2
Symbol
(VDD=5V±0.5V, Ta=-40 to 85˚C)
—
WR, DATA, CE, CLK,
VIH
FOE,FSEL pins
DD
0.2V
VIL
—
0.5
IOFF
WR, CE, CLK, FOE,FSEL pins
4.5
VOH1 VDD=5.0V IOH=-1.0 mA
—
“H” output voltage
—
2.5
VOH2 VDD=3.0V DATA, FOUT pins
0.5
VOL1 VDD=5.0V IOH=1.0 mA
—
“L” output voltage
0.8
VOL2 VDD=3.0V DATA, FOUT pins
IOZH VOUT=5.5V
Output leak current
1.0
DATA, FOUT pins -1.0
IOZL
VOUT=0V
Supply detection voltage VDT
2.0
1.4
1.7
—
CL
30 pF(max.)
Output load conditions
FOUT pin
N
2LS-TTL
1 IDD1 VDD=5.0V
1.5
3.0
CE="L", FOE="L"
2 IDD2 VDD=3.0V
1.0
2.0
FSEL="H"
3 IDD3 VDD=2.0V
0.5
1.0
Current
—
4 IDD4 VDD=5.0V CE="L", FOE="H"
4.0
consumption
10.0
5 IDD5 VDD=3.0V
2.5
6.5
FSEL="L"
6 IDD6 VDD=2.0V No load on the FOUT pin
1.5
4.0
49
2 3
2.0 max.
Item
1
ppm
DC characteristics
“H” input voltage
“L” input voltage
Input off-leak current
Unit
5.0
Aging
5±23
7.4±0.2
Oscillation start time
Range
Ta=25˚C, VDD=5V
3.1
3.2±0.1
Frequency voltage
characteristics
Condition
∆f/fo
5.4
Frequency temperature
characteristics
Symbol
1.8
Item
Frequency tolerance
4543SB
N.C
N.C
N.C
N.C
FOE
WR
FSEL
CE
GND
FOUT
DATA
CLK
N.C
VDD
N.C
N.C
N.C
N.C
0˚ to
10˚
0.05 min.
0.4
0.6
0.15
Real time clock module
Register table
MSB
Seconds (0 to 59)
FDT
s 40
s 20
s 10
s8
s4
s2
s1
Minutes (0 to 59)
∗
mi 40
mi 20
mi 10
mi 8
mi 4
mi 2
mi 1
Hour (0 to 23)
∗
∗
h 20
h 10
h8
h4
h2
h1
∗
w4
w2
w1
Day of the week (1 to 7)
∗
∗
d 20
d 10
d8
d4
d2
d1
Month (1 to 12)
TM
∗
∗
mo 10
mo 8
mo 4
mo 2
mo 1
year (0 to 99)
y 80
y 40
y 20
y 10
y8
y4
y2
y1
Day (1 to 31)
FDT bit: Supply voltage detection bit.
TM bit: Test bit always set this bit to "0".
Timing chart
Switching characteristics
(Ta=-40 to +85˚C, CL=30 pF)
VDD= 5V± 10%
Symbol
Item
CLK clock cycle
t CLK
CLK high pulse width
t CLKH
CLK low pulse width
t CLKL
Min.
Max.
Min.
Max.
0.75
7800
1.5
7800
3900
3900
tCE
WR
µs
—
t CEH
CE enable time
t CE
Write data setup time
t SD
Write data hold time
t HD
WR setup time
t WRS
WR hold time
t WRH
DATA output delay time
—
CE
0.9
—
0.9
0.2
—
100
tDATA
µs
0.1
0.1
—
ns
100
Data write
tCE
0.2
0.4
0.1
0.2
WR
Clock input rise time
t r1
50
100
CE
Clock input fall time
t f1
FOUT rise time
t r2
—
Enable time
µs
tWRS
—
tCES
CLK
tRCV
tCLKH
tCLKL
200
100
tWRH
tf1
tr1
tCLK
tCEH
ns
t f2
tOZ
tCLKL
s
tRCV
tCLKH
DATA
t DZ
CL= 30pF
tCEH
—
t DATA
Disable time
tf1
tr1
tCLK
tCES
DATA output floating time
FOUT fall time
tWRH
tWRS
CLK
t CES
CE hold time
Data read
Unit
0.75
0.375
CE setup time
VDD= 3V± 10%
DATA
t XZ
tSD tHD
t ZX
FOUT duty ratio
Duty
40
60
Wait time
t rcv
0.95
—
40
60
%
1.9
—
µs
FOUT
tf 2
tH
Block diagram
FOUT
32.768 kHz
tr2
Oscillator
Divider
Clock and calendar
t
tH
Duty= t x 100 [%]
F OUT
F SEL
F OE
Disabled and Enabled
Output
controller
Shift register
FOE
VIH
Enabled
Disabled
DATA
CLK
WR
CE
I/O
controller
Voltage
detecter
VIL
tXZ
tZX
Control
circuit
FOUT
High impedance
50