ICS ICS9248-39

Integrated
Circuit
Systems, Inc.
ICS9248-39
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
General Description
The ICS9248-39 generates all clocks required for high speed
RISC or CISC microprocessor systems such as Intel
PentiumPro or Cyrix. Eight different reference frequency
multiplying factors are externally selectable with smooth
frequency transitions.
Features include two CPU, six PCI and thirteen SDRAM
clocks. Two reference outputs are available equal to the crystal
frequency. Plus the IOAPIC output powered by VDDL1. One
48 MHz for USB, and one 24 MHz clock for Super IO. Spread
Spectrum built in at ±0.5% or ±0.25% modulation to reduce
the EMI. Serial programming I2C interface allows changing
functions, stop clock programing and Frequency selection.
Additionally, the device meets the Pentium power-up
stabilization, which requires that CPU and PCI clocks be
stable within 2ms after power-up. It is not recommended to
use I/O dual function pin for the slots (ISA, PIC, CPU,
DIMM). The add on card might have a pull up or pull down.
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
3.3V outputs: SDRAM, PCI, REF, 48/24MHz
2.5V outputs: CPU, IOAPIC
20 ohm CPU clock output impedance
20 ohm PCI clock output impedance
Skew from CPU (earlier) to PCI clock - 1.5 to 4 ns,
center 2.6 ns.
No external load cap for CL=18pF crystals
±175 ps CPU clock skew
250ps (cycle to cycle) CPU jitter
Smooth frequency switch, with selections from 66.8
to 150 MHz CPU.
I2C interface for programming
3ms power up clock stable time
Clock duty cycle 45-55%.
48 pin 300 mil SSOP package
3.3V operation, 5V tolerant inputs (with series R)
<5ns propagation delay SDRAM from Buffer Input
Pin Configuration
High drive PCICLK and SDRAM outputs typically provide
greater than 1 V/ns slew rate into 30pF loads. CPUCLK
outputs typically provide better than 1V/ns slew rate into 20pF
loads while maintaining 50±5% duty cycle. The REF and 24
and 48 MHz clock outputs typically provide better than 0.5V/
ns slew rates into 20pF.
Block Diagram
48-Pin SSOP
* Internal Pull-up Resistor of 240K to VDD
** Internal Pull-down resistor of 240K to GND
Power Groups
VDD1 = REF (0:1), X1, X2
VDD2 = PCICLK_F, PCICLK(0:4)
VDD3 = SDRAM (0:12), supply for PLL core
VDD4 = 24MHz, 48MHz
VDDL1 = IOAPIC
VDDL2 = CPUCLK 1, CPUCLK_F
Pentium is a trademark of Intel Corporation
I2C is a trademark of Philips Corporation
9248-39 Rev F 12/16/99
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
ICS9248-39
Pin Descriptions
PIN NUMBER
1
P I N NA M E
VDD1
REF0
TYPE
PWR
OUT
2
PCI_STOP#1
3,9,16,22,
33,39,45
GND
IN
PWR
4
X1
IN
5
X2
OUT
VDD2
PWR
PCICLK_F
OUT
6,14
7
8
MODE1, 2
IN
FS3
IN
PCICLK0
OUT
10, 11, 12, 13
PCICLK(1:4)
OUT
15
17, 18, 20, 21,
28, 29, 31, 32,
34, 35,37,38
19,30,36
23
24
BUFFER IN
IN
25
26
DESCRIPTION
Ref (0:2), XTAL power supply, nominal 3.3V
14.318 Mhz reference clock.This REF output is the STRONGER
buffer for ISA BUS loads
Halts PCICLK(0:4) clocks at logic 0 level, when input low (In
mobile mode, MODE=0)
Ground
Crystal input, has internal load cap (36pF) and feedback
resistor from X2
Crystal output, nominally 14.318MHz. Has internal load
cap (36pF)
Supply for PCICLK_F and PCICLK (0:4), nominal 3.3V
Free running PCI clock not affected by PCI_STOP# for power
management.
Pin 2 function select pin, 1=Desktop Mode, 0=Mobile Mode.
Latched Input.
Frequency select pin. Latched Input. Internal Pull-down to GND
PCI clock outputs. Syncheronous to CPU clocks with 1-48ns skew
(CPU early)
PCI clock outputs. Syncheronous to CPU clocks with 1-48ns skew
(CPU early)
Input to Fanout Buffers for SDRAM outputs.
SDRAM (11:0)
OUT
SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin
(controlled by chipset).
VDD3
SDATA
SCLK
PWR
IN
IN
Supply for SDRAM (0:12) and CPU PLL Core, nominal 3.3V.
Data input for I2C serial input, 5V tolerant input
Clock input of I2C input, 5V tolerant input
24MHz
OUT
24MHz output clock
FS1
1, 2
IN
48MHz
OUT
FS01, 2
IN
Frequency select pin. Latched Input.
48MHz output clock
Frequency select pin. Latched Input
27
VDD4
PWR
Power for 24 & 48MHz output buffers and fixed PLL core.
40
SDRAM_F
OUT
41
CPU_STOP#
IN
42
43
44
VDDL2
CPUCLK1
CPUCLK_F
REF1
FS21, 2
I OA P I C
VDDL1
PWR
OUT
OUT
OUT
IN
OUT
PWR
Free running SDRAM clock output. Not affected by CPU_STOP#
This asynchronous input halts CPUCLK1, IOAPIC & SDRAM
(0:11) at logic "0" level when driven low.
Supply for CPU clocks, either 2.5V or 3.3V nominal
CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
Free running CPU clock. Not affected by the CPU_STOP#
14.318 MHz reference clock.
Frequency select pin. Latched Input
IOAPIC c l o c k o u t p u t . 1 4 . 3 1 8 M H z P ow e r e d b y V D D L 1 .
Supply for IOAPIC, either 2.5 or 3.3V nominal
46
47
48
Notes:
1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor
to program logic Hi to VDD or GND for logic low.
2
ICS9248-39
Mode Pin - Power Management Input Control
MODE, Pin 7
(Latched Input)
Pin 2
PCI_STOP#
(Input)
REF0
(Output)
0
1
Functionality
VDD1,2,3 = 3.3V±5%, VDDL1,2 = 2.5V±5% or 3.3±5%, TA=0 to 70°C
Crystal (X1, X2) = 14.31818MHz
FS3
FS2
FS1
FS0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
CPU
(MHz)
133
124
150
140
105
110
115
120
100.3
133
112
103
66.8
83.3
75
124
PCICLK (MHz)
33.3 (CPU/4)
31 (CPU/4)
37.5 (CPU/4)
35 (CPU/4)
35 (CPU/3)
36.67 (CPU/3)
38.33 (CPU/3)
40.00 (CPU/3)
33.43 (CPU/3)
44.33 (CPU/3)
37.33 (CPU/3)
34.33 (CPU/2)
33.40 (CPU/2)
41.65 (CPU/2)
37.5 (CPU/2)
41.33 (CPU/3)
3
ICS9248-39
Serial Configuration Command Bitmap
Byte0: Functionality and Frequency Select Register (default = 0)
Bit
Bit 7
Bit 2,
Bit 6:4
Bit 3
Bit 1
Bit 0
Description
0 - ±0.25% Spread Spectrum Modulation
1 - ±0.5% Spread Spectrum Modulation
Bit2 Bit6 Bit5 Bit4
CPU clock
PCI
0111
100.3
33.43 (CPU/3)
0110
133
44.33 (CPU/3)
0101
112
37.33 (CPU/3)
0100
103
34.3 (CPU/3)
0011
66.8
33.4 (CPU/2)
0010
83.3
41.65(CPU/2)
0001
75
37.5 (CPU/2)
0000
124
41.33 (CPU/3)
1111
133
33.25 (CPU/4)
1110
124
31.00 (CPU/4)
1101
150
37.50 (CPU/4)
1100
140
35.00 (CPU/4)
1011
105
35.00 (CPU/3)
1010
110
36.67 (CPU/3)
1001
115
38.33 (CPU/3)
1000
120
40.00 (CPU/3)
0 - Frequency is selected by hardware select, Latched Inputs
1 - Frequency is selected by Bit 6:4 (above)
0 - Normal
1 - Spread Spectrum Enabled (Center Spread)
0 - Running
1- Tristate all outputs
PWD
0
Note1
0
0
0
Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6
are default to 000, and if bit 3 is written to a 1 to use Bits 6:4, then these should be
defined to desired frequency at same write cycle.
Note: PWD = Power-Up Default
4
ICS9248-39
Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
40
43
44
PWD
X
1
1
1
1
1
1
1
Description
Latched FS2#
(Reserved)
(Reserved)
(Reserved)
SDRAM12 (Act/Inact)
(Reserved)
CPUCLK1 (Act/Inact)
CPUCLK_F (Act/Inact)
Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
7
13
12
11
10
8
PWD
1
1
1
1
1
1
1
1
Description
(Reserved)
PCICLK_F (Act/Inact)
(Reserved)
PCICLK4 (Act/Inact)
PCICLK3 (Act/Inact)
PCICLK2 (Act/Inact)
PCICLK1 (Act/Inact)
PCICLK0 (Act/Inact)
Byte 3: SDRAM Active/Inactive Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
26
25
21,20,18,17
32,31,29,28
38,37,35,34
PWD
Description
1
(Reserved)
X
Latched FS0#
1
48MHz (Act/Inact)
1
24 MHz (Act/Inact)
1
(Reserved)
1
SDRAM (8:11) (Active/Inactive)
1
SDRAM (4:7) (Active/Inactive)
1
SDRAM (0:3) (Active/Inactive)
Notes:
1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.
5
ICS9248-39
Byte 4: Reserved Active/Inactive Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
-
PWD
1
1
1
1
X
1
X
1
Description
(Reserved)
(Reserved)
(Reserved)
(Reserved)
Latched FS1#
(Reserved)
Latched FS3#
(Reserved)
Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
47
46
2
PWD
1
1
1
1
1
1
1
1
Description
(Reserved)
(Reserved)
(Reserved)
IOAPIC0 (Act/Inact)
(Reserved)
(Reserved)
REF1 (Act/Inact)
REF0 (Act/Inact)
Notes:
1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.
6
ICS9248-39
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . .
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Ambient Operating Temperature . . . . . . . . . . . .
Case Temperature . . . . . . . . . . . . . . . . . . . . . . . .
Storage Temperature . . . . . . . . . . . . . . . . . . . . . .
5.5 V
GND –0.5 V to VDD +0.5 V
0°C to +70°C
115°C
–65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress
specifications only and functional operation of the device at these or any other conditions above those listed in the operational
sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70º C; Supply Voltage VDD, VDDL = 3.3 V +/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
Input High Voltage
VIH
Input Low Voltage
VIL
VIN = VDD
Input High Current
IIH
VIN = 0 V; Inputs with no pull-up resistors
Input Low Current
IIL1
VIN = 0 V; Inputs with pull-up resistors
Input Low Current
IIL2
Operating
IDD3.3OP66 CL = 0 pF; Select @ 66MHz
Supply Current
IDD3.3OP100 CL = 0 pF; Select @ 100MHz
VDD = 3.3 V;
Input frequency
Fi
Input Capacitance1
CIN
Logic Inputs
Clk Stabilization 1
1
CINX
TSTAB
X1 & X2 pins
From VDD = 3.3 V to 1% target Freq.
MIN
2
VSS-0.3
-5
-200
12
TYP
0.1
2.0
-100
146
174
14.318
27
36
MAX UNITS
VDD+0.3
V
0.8
V
5
µA
µA
µA
180
mA
16
MHz
5
45
pF
pF
3
ms
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)
PARAMETER
Operating
Supply Current
Skew1
1
SYMBOL
IDD2.5OP 66
IDD2.5OP 100
tCP U-P CI
CONDITIONS
CL = 0 pF; Select @ 66.8 MHz
CL = 0 pF; Select @ 100 MHz
VT = 1.5 V; VTL = 1.25 V
Guaranteed by design, not 100% tested in production.
7
MIN
1.5
TYP
4
6
2.5
MAX
72
100
4
UNITS
mA
ns
ICS9248-39
Electrical Characteristics - CPUCLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
SYMBOL
VOH2B
VOL2B
IOH2B
IOL2B
Rise Time
tr2B1
VOL = 0.4 V, VOH = 2.0 V
1.48
1.6
ns
Fall Time
tf2B
1
VOH = 2.0 V, VOL = 0.4 V
1.25
1.6
ns
Duty Cycle
VT = 1.25 V
45
55
%
Skew
d t2B1
tsk2B1
VT = 1.25 V
125
175
ps
Jitter, Cycle-to-cycle
tjcyc-cyc2B1
VT = 1.25 V
225
250
ps
VT = 1.25 V
VT = 1.25 V
36
150
ps
130
+250
ps
TYP
3.05
0.17
-52
40
MAX UNITS
V
0.4
V
-22
mA
mA
Jitter, One Sigma
Jitter, Absolute
1
1
tj1s2B
tjabs2B1
CONDITIONS
IOH = -12.0 mA
IOL = 12 mA
VOH = 1.7 V
VOL = 0.7 V
MIN
2
19
45
-250
TYP
2.23
0.32
-32
25
MAX UNITS
V
0.4
V
-19
mA
mA
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - PCICLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
1
Skew
Jitter, Cycle-to-cycle
Jitter, One Sigma
Jitter, Absolute
1
1
1
SYMBOL
VOH1
VOL1
IOH1
IOL1
CONDITIONS
IOH = -11 mA
IOL = 9.4 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2.4
25
tr1
VOL = 0.4 V, VOH = 2.4 V
2
2
ns
tf1
VOH = 2.4 V, VOL = 0.4 V
1.65
2
ns
d t1
VT = 1.5 V
49
55
%
tsk1
tjcyc-cyc2B1
VT = 1.5 V
VT = 1.5 V
240
210
500
250
ps
ps
tj1s1
VT = 1.5 V
18
150
ps
tjabs1
VT = 1.5 V
90
500
ps
45
-500
Guaranteed by design, not 100% tested in production.
8
ICS9248-39
Electrical Characteristics - SDRAM
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
SYMBOL
VOH3
VOL3
IOH3
IOL3
Rise Time
Tr3 1
VOL = 0.4 V, VOH = 2.4 V
1.5
2
ns
Fall Time
Tf3
1
VOH = 2.4 V, VOL = 0.4 V
1.8
2
ns
Dt3
1
VT = 1.5 V
49.5
55
%
190
3
500
5
ps
ns
TYP
2.12
0.32
-23
25
MAX UNITS
V
0.4
V
-19
mA
mA
Duty Cycle
1
Skew
Propagation Delay
1
Tsk1
Tprop
CONDITIONS
IOH = -28 mA
IOL = 23 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2.4
41
45
VT = 1.5 V
VT = 1.5 V
TYP
2.9
0.4
-77
41
MAX UNITS
V
0.4
V
-54
mA
mA
Guarenteed by design, not 100% tested in production.
Electrical Characteristics - IOAPIC
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
Jitter, One Sigma
Jitter, Absolute
1
1
1
SYMBOL
VOH4B
VOL4B
IOH4B
IOL4B
CONDITIONS
IOH = -12 mA
IOL = 12 mA
VOH = 1.7 V
VOL = 0.7 V
MIN
2
19
Tr4B
VOL = 0.4 V, VOH = 2.0 V
1.45
2
ns
Tf4B
VOH = 2.0 V, VOL = 0.4 V
1.3
2
ns
Dt4B
VT = 1.25 V
51
55
%
Tj1s4B
VT = 1.25 V
0.2
0.5
ns
Tjabs4B
VT = 1.25 V
0.5
1
ns
45
-1
Guaranteed by design, not 100% tested in production.
9
ICS9248-39
Electrical Characteristics - 24MHz, 48MHz, REF(0:1)
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
Jitter, One Sigma
Jitter, Absolute
1
1
1
SYMBOL
VOH5
VOL5
IOH5
IOL5
CONDITIONS
IOH = -16 mA
IOL = 9 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2.4
16
TYP
2.73
0.23
-32
28
MAX UNITS
V
0.4
V
-22
mA
mA
tr5
VOL = 0.4 V, VOH = 2.4 V
1.8
4
ns
tf5
VOH = 2.4 V, VOL = 0.4 V
1.8
4
ns
d t5
VT = 1.5 V
51
55
%
tj1s5
VT = 1.5 V
0.2
0.5
ns
tjabs5
VT = 1.5 V
0.5
1
ns
45
-1
Guaranteed by design, not 100% tested in production.
10
ICS9248-39
General I2C serial interface information
The information in this section assumes familiarity with I2C programming.
For more information, contact ICS for an I2C programming application note.
How to Write:
How to Read:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Controller (host) sends a start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
Controller (host) sends a dummy command code
ICS clock will acknowledge
Controller (host) sends a dummy byte count
ICS clock will acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
• ICS clock will acknowledge each byte one at a time.
• Controller (host) sends a Stop bit
Controller (host) will send start bit.
Controller (host) sends the read address D3 (H)
ICS clock will acknowledge
ICS clock will send the byte count
Controller (host) acknowledges
ICS clock sends first byte (Byte 0) through byte 5
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
How to Write:
Controller (Host)
Start Bit
Address
D2(H)
ICS (Slave/Receiver)
How to Read:
Controller (Host)
Start Bit
Address
D3(H)
ACK
Dummy Command Code
ACK
ICS (Slave/Receiver)
ACK
Byte Count
Dummy Byte Count
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
Stop Bit
Byte 0
Byte 0
Byte 1
Byte 1
Byte 2
Byte 2
Byte 3
Byte 3
Byte 4
Byte 4
Byte 5
Byte 5
Stop Bit
Notes:
1.
2.
3.
4.
5.
6.
The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification.
Read-Back will support Intel PIIX4 "Block-Read" protocol.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte
has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
At power-on, all registers are set to a default condition, as shown.
11
ICS9248-39
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CPU_STOP# is synchronized by the ICS9248-39. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is
100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped
in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than
4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9248-39.
3. IOAPIC output is Stopped Glitch Free by CPUSTOP# going low.
4. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-39
CPU_STOP# signal. SDRAM (0:11) are controlled as shown.
5. All other clocks continue to run undisturbed.
12
ICS9248-39
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-39. It is used to turn off the PCICLK (0:4) clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-39 internally. The minimum that the PCICLK (0:4) clocks are enabled
(PCI_STOP# high pulse) is at least 10 PCICLK (0:4) clocks. PCICLK (0:4) clocks are stopped in a low state and started with
a full high pulse width guaranteed. PCICLK (0:4) clock on latency cycles are only one rising PCICLK clock off latency is one
PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
13
ICS9248-39
Shared Pin Operation Input/Output Pins
Figure 1 shows a means of implementing this function when
a switch or 2 pin header is used. With no jumper is installed
the pin will be pulled high. With the jumper in place the pin
will be pulled low. If programmability is not necessary, than
only a single resistor is necessary. The programming resistors
should be located close to the series termination resistor to
minimize the current loop area. It is more important to locate
the series termination resistor close to the driver than the
programming resistor.
The I/O pins designated by (input/output) on the ICS924839 serve as dual signal functions to the device. During initial
power-up, they act as input pins. The logic level (voltage)
that is present on these pins at this time is read and stored
into a 5-bit internal data latch. At the end of Power-On reset,
(see AC characteristics for timing values), the device changes
the mode of operations for these pins to an output function.
In this mode the pins produce the specified buffered clocks
to external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1) power
supply or the GND (logic 0) voltage potential. A 10 Kilohm
(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Via to
VDD
Programming
Header
2K Via to Gnd
Device
Pad
8.2K Clock trace to load
Series Term. Res.
Fig. 1
14
ICS9248-39
General Layout Precautions:
1) Use a ground plane on the top layer
of the PCB in all areas not used by
traces.
2) Make all power traces and vias as
wide as possible to lower inductance.
Notes:
1 All clock outputs should have series
terminating resistor. Not shown in all
places to improve readibility of
diagram
2 Optional EMI capacitor should be
used on all CPU, SDRAM, and PCI
outputs.
3 Optional crystal load capacitors are
recommended.
Capacitor Values:
C1, C2 : Crystal load values determined by user
C3 : 100pF ceramic
All unmarked capacitors are 0.01 F ceramic
15
ICS9248-39
Pin 1
Index
Area
.093
DIA. PIN (Optional)
D/2
E/2
PARTING LINE
H
L
DETAIL “A”
TOP VIEW
BOTTOM VIEW
-eA2
C
SEE
DETAIL “A”
-C-
A
-E-
A
A1
A2
B
C
D
E
e
H
h
L
N
µ
SEATING
PLANE
-DEND VIEW
SYMBOL
B
COMMON DIMENSIONS
MIN.
NOM.
MAX.
.095
.102
.110
.008
.012
.016
.087
.090
.094
.008
.0135
.005
.0085
See Variations
.291
.295
.299
0.025 BSC
.395
.420
.010
.013
.016
.020
.040
See Variations
0°
8°
SIDE VIEW
VARIATIONS
AC
MIN.
.620
A1
D
NOM.
.625
N
MAX.
.630
48
“For current dimensional specifications, see JEDEC 95.”
48 Pin 300 mil SSOP Package
Ordering Information
ICS9248yF-39
Example:
ICS XXXX y F - PPP
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
16
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.