MOSEL VITELIC V43648Y04V(C)TG-10PC 3.3 VOLT 8M x 64 HIGH PERFORMANCE 100 MHZ SDRAM UNBUFFERED SODIMM PRELIMINARY Features Description ■ JEDEC-standard 144 pin, Small-Outline, Dual in line Memory Module (SODIMM) ■ Serial Presence Detect with E2PROM ■ Nonbuffered ■ Fully Synchronous, All Signals Registered on Positive Edge of System Clock ■ Single +3.3V (± 0.3V) Power Supply ■ All Device Pins are LVTTL Compatible ■ 4096 Refresh Cycles every 64 ms ■ Self-Refresh Mode ■ Internal Pipelined Operation; Column Address can be changed every System Clock ■ Programmable Burst Lengths: 1, 2, 4, 8 or Full Page ■ Auto Precharge and Piecharge all Banks by A10 ■ Data Mask Function by DQM ■ Mode Register Set Programming ■ Programmable (CAS Latency: 2, 3 Clocks) The V43648Y04V(C)TG-10PC memory module is organized 8,388,608 x 64 bits in a 144 pin SODIMM. The 8M x 64 memory module uses 8 Mosel-Vitelic 4M x 16 SDRAM. The x64 modules are ideal for use in high performance computer systems where increased memory density and fast access times are required. 4M x 16 4M x 16 59 1 V43648Y04V(C)TG-10PC 4M x 16 4M x 16 61 143 Pin 2 on Backside V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 Speed Grade Part Number Pin 144 on Backside 1 -10PC (100 MHz) Configuration 8M x 64 V43648Y04V(C)TG-10PC MOSEL VITELIC Pin Configurations (Front Side/Back Side) Pin Front Pin Front Pin Front Pin Back Pin Back Pin Back 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 VSS VSS DQ0 DQ32 DQ1 DQ33 DQ2 DQ34 DQ3 DQ35 VDD VDD DQ4 DQ36 DQ5 DQ37 DQ6 DQ38 DQ7 DQ39 VSS VSS DQMB0 DQMB4 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 DQMB1 DQMB5 VDD VDD A0 A3 A1 A4 A2 A5 VSS VSS DQ8 DQ40 DQ9 DQ41 DQ10 DQ42 DQ11 DQ43 VDD VDD DQ12 DQ44 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 DQ13 DQ45 DQ14 DQ46 DQ15 DQ47 VSS VSS NC NC NC NC CLK0 CKE0 VDD VDD RAS CAS WE CKE1 CS0 NC CS1 NC 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 NC CLK1 VSS VSS NC NC NC NC VDD VDD DQ16 DQ48 DQ17 DQ49 DQ18 DQ50 DQ19 DQ51 VSS VSS DQ20 DQ52 DQ21 DQ53 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 DQ22 DQ54 DQ23 DQ55 VDD VDD A6 A7 A8 BA0 VSS VSS A9 BA1 A10 A11 VDD VDD DQMB2 DQMB6 DQMB3 DQMB7 VSS VSS 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 DQ24 DQ56 DQ25 DQ57 DQ26 DQ58 DQ27 DQ59 VDD VDD DQ28 DQ60 DQ29 DQ61 DQ30 DQ62 DQ31 DQ63 VSS VSS SDA SCL VDD VDD Note: 1. RAS, CAS, WE CASx, CSx are active low signals. Pin Names A0–A11, BA0, BA1 Address, Bank Select DQ0–DQ63 Data Inputs/Outputs RAS Row Address Strobes CAS Column Address Strobes WE Write Enable CS0, CS1 Chip Select DQMB0–DQMB7 Output Enable CKE0, CKE1 Clock Enable CLK0, CLK1 Clock SDA Serial Input/Output SCL Serial Clock VDD Power Supply VSS Ground NC No Connect (Open) V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 2 V43648Y04V(C)TG-10PC MOSEL VITELIC Part Number Information V 4 3 64 8 Y 0 4 V C G T MOSEL-VITELIC MANUFACTURED - 10PC -10PC PC100 2-2-2 GOLD SDRAM TSOP COMPONENT REVISION LEVEL BLANK = B REV. C = C REV. 3.3V WIDTH LVTTL DEPTH 4 BANKS 144 PIN UNBUFFERED SODIMM x16 COMPONENT REFRESH RATE 4K V43648Y04V(C)TG-10PC-02 Block Diagram CSO WE DQMB0 WE CS UDQM DQ0–7 DQMB4 WE CS UDQM DQMB1 LDQM DQ8–15 DQMB5 LDQM DQ40–47 DQMB2 WE CS UDQM DQ16–23 DQMB6 WE CS UDQM DQ43–54 U0 DQ32–39 U2 U1 U3 LDQM DQ24–31 DQMB7 LDQM DQ55–63 WE CS UDQM DQ0–7 DQMB4 WE CS UDQM DQ32–39 DQMB3 CS1 WE DQMB0 U4 U6 DQMB1 LDQM DQ8–15 DQMB5 LDQM DQ40–47 DQMB2 WE CS UDQM DQ16–23 DQMB6 WE CS UDQM DQ43–54 DQMB3 LDQM DQ24–31 DQMB7 LDQM U5 U7 DQ55–63 C1–C4 VDD VSS 10Ω U0–U7 U0, U1 CLK0 A0–A11, BA0, BA1 U0–U7 CKE0 U0–U3 CKEI U4–U7 10Ω U2, U3 10Ω U4, U5 CLKI 10Ω U6, U7 SPD SCL A0 A1 A2 SDA V43648Y04V(C)TG-10PC-03 V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 3 V43648Y04V(C)TG-10PC MOSEL VITELIC Serial Presence Detect Information written into the E2PROM device during module production using a serial presence detect protocol (I2C synchronous 2-wire bus) A serial presence detect storage device – E PROM – is assembled onto the module. Information about the module configuration, speed, etc. is 2 SPD-Table for -10 PC modules: Hex Value Byte Number Function Described SPD Entry Value 100 MHz -10PC 0 Number of SPD bytes 128 80 1 Total bytes in Serial PD 256 08 2 Memory Type SDRAM 04 3 Number of Row Addresses (without BS bits) 12 0C 4 Number of Column Addresses (for x16 SDRAM) 8 08 5 Number of DIMM Banks 2 02 6 Module Data Width 64 40 7 Module Data Width (continued) 0 00 8 Module Interface Levels LVTTL 01 9 SDRAM Cycle Time at CL=3 10.0 ns A0 10 SDRAM Access Time from Clock at CL=3 6.0 ns 60 11 Dimm Config (Error Det/Corr.) none 00 12 Refresh Rate/Type Self-Refresh, 15.6µs 80 13 SDRAM width, Primary x16 10 14 Error Checking SDRAM Data Width n/a / x8 00 15 Minimum Clock Delay from Back to Back Random Column Address tccd = 1 CLK 01 16 Burst Length Supported 1, 2, 4, 8 & full Page 8F 17 Number of SDRAM Banks 4 04 18 Supported CAS Latencies CL = 2 & 3 06 19 CS Latencies CS Latency = 0 01 20 WE Latencies WL = 0 01 21 SDRAM DIMM Module Attributes Non Buffered/Non Reg. 00 22 SDRAM Device Attributes: General Vcc tol ± 10% 0E 23 Minimum Clock Cycle Time at CAS Latency = 2 10.0 ns A0 24 Maximum Data Access Time from Clock for CL = 2 6.0 ns 60 25 Minimum Clock Cycle Time at CL = 1 Not Supported 00 26 Maximum Data Access Time from Clock at CL = 1 Not Supported 00 27 Minimum Row Precharge Time tRP 20 ns 14 28 Minimum Row Active to Row Active Delay tRRD 16 ns 10 29 Minimum RAS to CAS Delay tRCD 20 ns 14 V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 4 V43648Y04V(C)TG-10PC MOSEL VITELIC SPD-Table for -10 PC modules: (Continued) Hex Value Byte Number Function Described SPD Entry Value 100 MHz -10PC 30 Minimum RAS Pulse Width tRAS 45 ns 2D 31 Module Bank Density (Per Bank) 32 MByte 08 32 SDRAM Input Setup Time 2.0 ns 20 33 SDRAM Input Hold Time 1 ns 10 34 SDRAM Data Input Setup Time 2.0 ns 20 35 SDRAM Data Input Hold Time 1 ns 10 36-61 Superset Information (May be used in Future) 00 62 SPD Revision 63 Checksum for Bytes 0 - 62 FD Manufacturers’s Information (Optional) (FFh if not used) XX 64-125 Revision 1 12 126 Max. Frequency Specification 100 MHz 64 127 100 MHz Support Details AF 128+ Unused Storage Location 00 Absolute Maximum Ratings Parameter Max. Units Voltage on VDD Supply Relative to VSS -1 to 4.6 V Voltage on Input Relative to VSS -1 to 4.6 V Operating Temperature 0 to +70 °C -55 to 125 °C 4 W Storage Temperature Power Dissipation DC Characteristics TA = 0°C to 70°C; VSS = 0 V; VDD, VDDQ = 3.3V ± 0.3V Limit Values Symbol Parameter Min. Max. Unit VIH Input High Voltage 2.0 VCC+0.3 V VIL Input Low Voltage –0.3 0.8 V VOH Output High Voltage (IOUT = –2.0 mA) 2.4 — V VOL Output Low Voltage (IOUT = 2.0 mA) — 0.4 V II(L) Input Leakage Current, any input (0 V < VIN < 3.6 V, all other inputs = 0V) –20 20 µA IO(L) Output leakage current (DQ is disabled, 0V < VOUT < VCC) –20 20 µA V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 5 V43648Y04V(C)TG-10PC MOSEL VITELIC Capacitance TA = 0°C to 70°C; VDD = 3.3V ± 0.3V, f = 1 MHz Symbol Parameter Limit Values Unit CI1 Input Capacitance (A0 to A11, RAS, CAS, WE) 20 pF CI2 Input Capacitance (CS0, CSI) 25 pF CICL Input Capacitance (CLK0-CLK1) 28 pF CI3 Input Capacitance (CKE0, CKEI) 20 pF CI4 Input Capacitance (DQMB0-DQMB7) 10 pF CSC Input Capacitance (SCL, SA0-2) 8 pF CIO Input/Output Capacitance 10 pF Standby and Refresh Currents1 TA = 0°C to 70°C, VCC = 3.3V ± 0.3V Symbol Parameter Test Conditions 8M x 64 Unit Note ICC1 Operating Current Burst length = 4, CL = 3 tRC> = tRC(min), tCK> = tCK(min), IO = 0 mA 2 Bank Interleave Operation 440 mA 1,2 ICC2P Precharged Standby Current in Power Down Mode CKE< = VIL(max), tCK> = tCK(min) 16 mA ICC2N Precharged Standby Current in Non-Power Down Mode CKE> = VIH(min), tCK> = tCK(min), Input changed once in 3 cycles 140 mA ICC3P Active Standby Current in Power Down Mode CKE< = VIL(max), tCK> = tCK(min) 40 mA ICC3N Active Standby Current in Non-Power Down Mode CKE> = VIH(min), tCK> = tCK(min), Input changed one time 260 mA CS = High ICC4 Burst Operating Current Burst length = Full Page, tRC = Infinite, CL = 3, tCK> = tCK(min), IO = 0 mA 2 Banks Activated 440 mA 1, 2 ICC5 Auto Refresh Current tRC>= tRC(min) 1100 mA 1,2 ICC6 Self Refresh Current CKE = <0,2 V 4 mA 1,2 V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 6 CS = High V43648Y04V(C)TG-10PC MOSEL VITELIC AC Characteristics 3,4 TA = 0° to 70°C; VSS = 0V; VCC = 3.3V ± 0.3V, tT = 1 ns Limit Values -10PC # Symbol Parameter Min. Max. Unit Note Clock and Clock Enable 1 2 3 tCK fCK tAC Clock Cycle Time CAS Latency = 3 CAS Latency = 2 10 10 System frequency CAS Latency = 3 CAS Latency = 2 – – 100 100 MHz MHz Clock Access Time CAS Latency = 3 CAS Latency = 2 – – 6 6 ns ns ns ns 4,5 4 tCH Clock High Pulse Width 3 – ns 6 5 tCL Clock Low Pulse Width 3 – ns 6 6 tCS Input Setup time 2 – ns 7 7 tCH Input Hold Time 1 – ns 7 8 tCKSP CKE Setup Time (Power down mode) 2 – ns 8 9 tCKSR CKE Setup Time (Self Refresh Exit) 8 – ns 9 10 tT Transition time (rise and fall) 1 – ns Common Parameters 11 tRCD RAS to CAS delay 20 – ns 12 tRC Cycle Time 70 120k ns 13 tRAS Active Command Period 45 – ns 14 tRP Precharge Time 20 – ns 15 tRRD Bank to Bank Delay Time 16 – ns 16 tCCD CAS to CAS delay time (same bank) 1 – CLK Refresh Cycle 17 tSREX Self Refresh Exit Time 10 – ns 9 18 tREF Refresh Period (4096 cycles) 64 – ms 8 4 Read Cycle 19 tOH Data Out Hold Time 3 – ns 20 tLZ Data Out to Low Impedance Time 0 – ns 21 tHZ Data Out to High Impedance Time 3 9 ns 22 tDQZ DQM Data Out Disable Latency 2 – CLK 10 Write Cycle 23 tDPL Data input to Precharge (write recovery) 1 – CLK 24 tDAL Data In to Active/refresh 5 – CLK 25 tDQW DQM Write Mask Latency 0 – CLK V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 7 11 V43648Y04V(C)TG-10PC MOSEL VITELIC Notes: 1. The specified values are valid when addresses are changed no more than once during tCK(min.) and when No Operation commands are registered on every rising clock edge during tRC(min). Values are shown per module bank. 2. The specified values are valid when data inputs (DQ’s) are stable during tRC(min.). 3. All AC characteristics are shown for device level. An initial pause of 100 µs is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. 4. AC timing tests have VIL = 0.4V and VIH = 2.4V with the timing referenced to the 1.4V crossover point. The transition time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0V. + 1.4 V tCH 2.4V CLOCK 50 Ohm 0.4V tCL tSETUP Z=50 Ohm tT I/O tHOLD 50 pF 1.4V INPUT tAC tAC tLZ I/O tOH 50 pF 1.4V OUTPUT Measurement conditions for tac and toh tHZ 5. If clock rising time is longer than 1 ns, a time (tT/2 -0.5) ns has to be added to this parameter. 6. Rated at 1.5V 7. If tT is longer than 1 ns, a time (tT -1) ns has to be added to this parameter. 8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake-up” the device. 9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered. 10. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels. 11. tDAL is equivalent to tDPL + tRP. V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 8 V43648Y04V(C)TG-10PC MOSEL VITELIC Package Diagram 144 Pin SODIMM 0.039 1.25 0.787 28 1 Pin 2 on Backside 29 143 3.3V 0.140 Pin 144 on Backside 2.661 NOTE: 1. All dimensions in inches. Tolerances ±0.005 unless otherwise specified. V43648Y04V(C)TG-10PC-04 Label Information MOSEL VITELIC Part Number Criteria of PC100 or PC133 (refer to MVI datasheet) V43648Y04VCTG-10PC PC100U-222-612-A Taiwan XXXX-XXXXXXX DIMM manufacture date code Trace Code PC100 U - 222 - 6 12 - A UNBUFFERED DIMM Gerber file Intel® PC100 x 8 Based CL = 2 (CLK) tRCD = 2 (CLK) tRP = 2 (CLK) V43648Y04V(C)TG-10PC Rev. 1.7 October 2000 Intel SPD Revision 1.2 tAC = 6 ns 9 V43648Y04V(C)TG-10PC-05 MOSEL VITELIC WORLDWIDE OFFICES V43648Y04V(C)TG-10PC U.S.A. TAIWAN SINGAPORE UK & IRELAND 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209 10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013 NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888 JAPAN SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516 HONG KONG 19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2666-3307 FAX: 852-2664-2406 ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402 GERMANY (CONTINENTAL EUROPE & ISRAEL) BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22 U.S. SALES OFFICES NORTHWESTERN SOUTHWESTERN 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807 © Copyright 2000, MOSEL VITELIC Inc. The information in this document is subject to change without notice. MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC CENTRAL, NORTHEASTERN & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341 10/00 Printed in U.S.A. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications. 3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461