UCC1917 UCC2917 UCC3917 application INFO available Positive Floating Hot Swap Power Manager FEATURES DESCRIPTION • Manages Hot Swap of 15V and Above The UCC3917 family of positive floating hot swap managers provides complete power management, hot swap, and fault handling capability. The voltage limitation of the application is only restricted by the external component voltage limitations. The IC provides its own supply voltage via a charge pump off of VOUT. The onboard 10V shunt regulator protects the IC from excess voltage. The IC also has catastrophic fault indication to alert the user that the ability to shut off the output NMOS has been bypassed. All control and housekeeping functions are integrated and externally programmable. These include the fault current level, maximum output sourcing current, maximum fault time, soft start time, and average NMOS power limiting. • Precision Fault Threshold • Programmable Average Power Limiting • Programmable Linear Current Control • Programmable Overcurrent Limit • Programmable Fault Time • Internal Charge Pump to Control External NMOS Device • Fault Output and Catastrophic Fault Indication • Fault Mode Programmable to Latch or Retry The fault level across the current sense amplifier is fixed at 50mV to minimize total drop out. Once 50mV is exceeded across the current sense resistor, the fault timer will start. The maximum allowable sourcing current is programmed with a voltage divider from the VREF/CATFLT pin to generate a fixed voltage on the MAXI pin. The current level at which the output appears as a current source is equal to VMAXI divided by the current sense resistor. If desired, a controlled current startup can be programmed with a capacitor on MAXI. When the output current is below the fault level, the output device is switched on with full gate drive. When the output current exceeds the fault level, but is less than maximum allowable sourcing level programmed by MAXI, the output remains switched on, and the fault timer starts charging CT. Once CT charges to 2.5V, the output device is turned off and attempts either a retry sometime later or waits for the state on the LATCH pin to change if in latch mode. When the output current reaches the maximum sourcing current level, the output device appears as a current source. • Shutdown Control • Undervoltage Lockout BLOCK DIAGRAM VDD LATCH 13 16 VDD UVLO >10V=ENABLE < 6V=DISABLE 40µA VDD VOUT VOUT VOUT FLTOUT 11 5V REFERENCE 8 5 ON-TIME DELAY SENSE 4 VOUT 10 CT + C2N 2 50mV + 6 OUTPUT OUTPUT LOW OVER CURRENT COMPARATOR LOGIC SUPPLY 7 C2P 3 VDD DISABLE SHTDWN 12 C1N PLIM 5V 40µA C1P 1 4V 200mV 9 15 14 VSS VREF/CATFLT MAXI UDG-99055 SLUS203A - AUGUST 1999 UCC1917 UCC2917 UCC3917 ABSOLUTE MAXIMUM RATINGS CONNECTION DIAGRAM IDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA SHTDWN Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –500µA LATCH Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –500µA VREF Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –500µA PLIM Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA MAXI Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . VDD + 0.3V Storage Temperature . . . . . . . . . . . . . . . . . . . –65°C to +150°C Junction Temperature . . . . . . . . . . . . . . . . . . . –55°C to +150°C Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . . +300°C Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of package. DIL-16, SOIC-16 (Top View) J or N Package, D Package ELECTRICAL CHARACTERISTICS: Unless otherwise specified, TA = 0°C to 70°C for the UCC3917, –40°C to 85° for the UCC2917 and –55°C to 125°C for the UCC1917, CT = 4.7nF. TA = TJ. All voltages are with respect to VOUT. Current is positive into and negative out of the specified terminal. PARAMETER TEST CONDITIONS MIN TYP 3.0 5 MAX UNITS VDD Section IDD From VOUT (Note 1) 11 mA UVLO Turn On Threshold 7.9 8.8 9.7 V UVLO Off Voltage 5.5 6.5 7.5 V VSS Regulator Voltage –6 –5 –4 V Fault Timing Section Overcurrent Threshold 47.5 50 53 mV Over Operating Temperature TA = 25°C 46 50 54 mV 50 500 nA VCT = 1V –78 –50 –28 µA Overcurrent Input Bias CT Charge Current CT Catastrophic Fault Threshold 3.4 4.5 V CT Fault Threshold 2.25 2.5 2.75 V 0.32 0.5 0.62 V 1.7 2.7 3.7 % IOUT = 0 6 8 10 V IOUT = –500µA 5 7 9 V 0 0.05 V IOUT = 500µA 0.1 0.5 V IOUT = 1mA 0.5 0.9 V CT Reset Threshold Output Duty Cycle Fault Condition Output Section Output High Voltage Output Low Voltage IOUT = 0 Linear Current Section Sense Control Votlage Input Bias MAXI = 100mV 85 100 115 mV MAXI = 400mV 370 400 430 mV 50 500 nA 2.0 2.4 2.8 V 24 40 60 µA 100 500 ns MAXI = 200mV SHUTDOWN Section Shutdown Threshold Input Current SHTDWN = 0V Shutdown Delay 2 UCC1917 UCC2917 UCC3917 ELECTRICAL CHARACTERISTICS: Unless otherwise specified, TA = 0°C to 70°C for the UCC3917, –40°C to 85° for the UCC2917 and –55°C to 125°C for the UCC1917, CT = 4.7nF. TA = TJ. All voltages are with respect to VOUT. Current is positive into and negative out of the specified terminal. PARAMETER TEST CONDITIONS MIN TYP MAX UNITS 1.7 2 2.3 V 24 40 60 µA LATCH Section Latch Threshold Input Current LATCH = 0V Fault Out Section Fault Output High 6 8 10 V 0.01 0.05 V 4.5 5 5.5 V IPLIMIT = 64µA 0.6 1.2 1.7 % IPLIMIT = 1mA 0.045 0.1 0.2 % 5 5.5 V 0.22 0.50 V Fault Output Low Power Limiting Section VSENSE Regulator Voltage Duty Cycle Control IPLIMIT = 64µA VREF/CATFLT Section VREF Regulator Voltage Fault Output Low 4.5 IVREF/CATFLT = 5mA Output Sink Current VCT = 5V, VVREF/CATFLT = 5V 15 40 70 mA Overload Comparator Threshold Relative to MAXI 110 200 290 mV Note 1: Set by user with RSS. PIN DESCRIPTIONS age on MAXI divided by the current sense resistor. If desired, a controlled current start up can be programmed with a capacitor on MAXI (to VOUT), and a programmed start delay can be achieved by driving the shutdown with an open collector/drain device into an RC network. C1N: Negative side of the upper charge pump capacitor. C1P: Positive side of the upper charge pump capacitor. C2N: Negative side of the lower charge pump capacitor. C2P: Positive side of lower charge pump capacitor. OUTPUT: Gate drive to the NMOS pass element. CT: A capacitor is connected to this pin to set the fault time. The fault time must be more than the time to charge the external load capacitance (see Application Information). PLIM: This feature ensures that the average external NMOS power dissipation is controlled. A resistor is connected from this pin to the drain of the external NMOS pass element. When the voltage across the NMOS exceeds 5V, current will flow into PLIM which adds to the fault timer charge current, reducing the duty cycle from the 3% level. FLTOUT: This pin provides fault output indication. Interface to this pin is usually performed through level shift transistors. Under a non-fault condition, FLTOUT will pull to a high state. When a fault is detected by the fault timer or the under voltage lockout, this pin will drive to a low state, indicating the output NMOS is in the off state. SENSE: Input voltage from the current sense resistor. When there is greater than 50mV across this pin with respect to VOUT, a fault is sensed, and CT starts to charge. LATCH: Pulling this pin low causes a fault to latch until this pin is brought high or a power on reset is attempted. However, pulling this pin high before the reset time is reached will not clear the fault until the reset time is reached. Keeping LATCH high will result in normal operation of the fault timer. Users should note there will be an RC delay dependent upon the external capacitor at this pin. SHTDWN: This pin provides shutdown control. Interface to this pin is usually performed through level shift transistors. When shutdown is driven low, the output disables the NMOS pass device. VDD: Power to the I.C. Is supplied by an external current limiting resistor on initial power-up or if the load is shorted. As the load voltages rises (VOUT), a small amount of power is drawn from VOUT by an internal charge pump. The charge pump’s input voltage is regulated by an on-chip 5V zener. Power to VDD is supplied MAXI: This pin programs the maximum allowable sourcing current. Since VREF/CATFLT is a regulated voltage, a voltage divider can be derived to generate the program level for MAXI. The current level at which the output appears as a current source is equal to the volt3 UCC1917 UCC2917 UCC3917 PIN DESCRIPTIONS (cont.) by the charge pump under normal operation (i.e., external FET is on). NMOS pass device, this pin pulls to a low state when CT charges about the catastrophic fault thershold. A possible application for this pin is to trigger the shutdown of an auxilliaty FET in series with the main FET for redundency. VOUT: Ground reference for the IC. VREF/CATFLT: This pin primarily provides an output reference for the programming of MAXI. Secondarily, it provides catastrophic fault indication. In a catastrophic fault, when the IC unsuccessfully attempts to shutdown the VSS: Negative reference out of the chip. Normally current fed via a resistor to ground. UDG-96265-1 Figure 1. Fault timing circuitry for the UCC3917, including power limit and overload. APPLICATION INFORMATION Note that under normal fault conditions where the output current is just above the fault level, VOUT ≅ VIN, IPL = 0, and the CT charging current is just I1. Fault Timing Fig. 1 shows the detailed circuitry for the fault timing function of the UCC3917. For simplicity, we first consider a typical fault mode where the overload comparator and the current source I3 do not come into play. A typical fault occurs once the voltage across the current sense resistor, RS, exceeds 50mV. This causes the over current comparator to trip and the timing capacitor to charge with current source I1 plus the current from the power limiting amplifier, or PLIM amplifier. The PLIM amplifier is designed to only source current into the CT pin once the voltage across the output FET exceeds 5V. The current IPL is related to the voltage across the FET with the following expression: IPL = During a fault, CT will charge at a rate determined by the internal charging current and the external timing capacitor, CT. Once CT charges to 2.5V, the fault comparator switches and sets the fault latch. Setting the fault latch causes both the output to switch off and the charging switch to open. CT must now discharge with current source I2 until 0.5V is reached. Once the voltage at CT reaches 0.5V, the fault latch resets (assuming LATCH is high, otherwise the fault latch will not reset until the LATCH pin is brought high or a power-on reset occurs) which re-enables the output and allows the fault circuitry to regain control of the charging switch. If a fault is still present, the overcurrent comparator will close the charging switch causing the cycle to repeat. Under a constant fault the duty cycle is given by: (VIN – VOUT) – 5V R PL 4 UCC1917 UCC2917 UCC3917 APPLICATION INFORMATION (cont.) Duty Cycle = 15 . µA I2 ≅ I PL + I 1 I PL + 50µA PFET AVG = (VIN – VOUT) • IMAX • Duty Cycle = (VIN – VOUT) • IMAX • where IPL is 0µA under normal operations (see Fig. 2). 1.5 µA IPL + 50µA Where (VIN – VOUT) >> 5V, However, under large transients, average power dissipation can be limited using the PLIM pin. A proof follows, average dissipation in the pass element is given by: IPL ≅ VIN – VOUT R PL IOUT IMAX IFAULT OUTPUT CURRENT IO(nom) t VCT 2.5V CT VOLTAGE (WITH RESPECT TO VOUT) 0.5V t 0V VOUT VIN OUTPUT VOLTAGE (WITH RESPECT TO GND) t 0V t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 UDG-99147 t5 = t3: Illustrates 3% duty cycle. t0: Safe condition - output current is nominal, output voltage is at the positive rail, VIN. t6 = t4: t1: Fault control reached - output current rises above the programmed fault value, CT begins to charge with ≅ 50µA. t7: Output short circuit - if VOUT is short circuited to ground, CT charges at a higher rate depending upon the values for VIN and RPL. t2: Maximum current reached - output current reaches the programmed maximum level and becomes a constant current with value IMAX. t8: Fault occurs - output is still short circuited, but the occurrence of a fault turns the FET off so no current is conducted. t3: Fault occurs - CT has charged to 2.5V, fault output goes low, the FET turns off allowing no output current to flow, VOUT discharges to ground. t9 = t4: Output short circuit released, still in fault mode. t10 = t0: Fault released, safe condition - return to normal operation of the circuit breaker. t4: Retry - CT has discharged to 0.5V, but fault current is still exceeded, CT begins charging again, FET is on, VOUT rises to VIN. Note that t6 – t5 ≅ 36 • (t5 – t4). Figure 2. Nominal timing diagram. 5 UCC1917 UCC2917 UCC3917 APPLICATION INFORMATION (cont.) IOVERLOAD = I MAX + 200mV / R S and where IPL >> 50µA, the duty cycle can be approximated as: Once the overcurrent comparator trips the UCC3917 will enter programmed fault mode (hiccup or latched). It should be noted that on subsequent retries during Hiccup mode or if a short should occur when the UCC3917 is actively limiting the current, the output current will not exceed IMAX. In the event that the external FET does not respond during a fault the UCC3917 will set the VREF/CATFLT pin low to indicate a catastrophic failure. 1.5 µA • R PL . V IN − VOUT Therefore the average power dissipation in the MOSFET can be approximated by: PFET AVG = (VIN - VOUT) • IMAX • 1.5 µA • R PL VIN - VOUT Selecting the Minimum Timing Capacitance = IMAX • 1.5 µA • R PL To ensure that the IC will startup correctly the designer must ensure that the fault time programmed by CT exceeds the startup time of the load. The startup time (TSTART) is a function of several components; load resistance and load capacitance, soft start components R1, R2 and CSS, the power limit current contribution determined by RPL, and CIN. Notice that since (VIN – VOUT) cancels, average power dissipation is limited in the NMOS pass element (see Fig. 3). Also, a value for RPL can be roughly determined from this approximation. R PL = PFET AVG IMAX • I.5 µA For a parallel capacitor-constant current load: T START = RPL = INF IMAX = 4A C LOAD • VIN I MAX – I LOAD For a parallel R-C load : T START = RPL = 10M PAVG (1) (2) V IN – R LOAD • C LOAD • ln 1 – I • R MAX LOAD RPL = 5M RPL = 2M If the power limit function is not be used then CT(min) can be easily found: RPL = 1M RPL = 200k RPL =500k CT (min) = (3) where dVCT is the hysteresis on the fault detection circuitry. During operation in the latched fault mode configuration dVCT = 2.5V. When the UCC3917 is configured for the hiccup or retry mode of fault operation dVCT=2.0V. Figure 3. Plot of average power vs. FET voltage for increasing values of RPL. Overload Comparator The overload comparator provides protection against a shorted load during normal operation when the external N-channel FET is fully enhanced. Once the FET is fully enhanced the linear current amplifier essentially saturates and the system is in effect operating open loop. Once the FET is fully enhanced the linear current amplifier requires a finite amount of time to respond to a shorted output possibly destroying the external FET. The overload comparator is provided to quickly shutdown the external MOSFET in the case of a shorted output (if the FET is fully enhanced). During an output short CT is charged by I3 at ~ 1mA. The current threshold for the overload comparator is a function of IMAX and a fixed offset and is defined as: ICH • T START dVCT If the power limit function is used the CT charging current becomes a function of ICH + IPL. And CT(min) is found from: 6 UCC1917 UCC2917 UCC3917 APPLICATION INFORMATION (cont.) CT (min) ≅ (4) –t R LOAD •C LOAD VIN I • R • e – – 1 MAX LOAD ICH + R PL dt • dVCT Please note that 60µA. the actual on-time inif the hiccup mode threshold current For example, minimum when operating into a short is defined by: T (on) = I PL ( pk ) = VIN A R PL (9) Selecting Other External Components Other external components are necessary for correct operation of the IC. Referring to the application diagram at the back of the data sheet, resistors RSENSE, RSS, R1, R2 and R3 are required and follow certain equations with a brief description following where applicable: VOUT VIN-V PL (8) where dVCT ~2.0V and IPL(PK) IPL CT • dVCT seconds ICH + I PL ( pk ) R SENSE = R SS = 50mV (Sense Resistor) IFAULT VIN – 5V (Connected between VSS and 5mA GND) TSTART VIN – 10 (Used in series with a diode to 5mA connect VIN to VDD) R3 = Figure 4. Relationship between IPL, VOUT and TSTART. (R1 + R2) > 20kΩ (Current limit out of VREF) Since IPL is a function of the output voltage, VOUT, which varies over time, equation 4 must be integrated to solve for CT(min). However equation 4 can be easily approximated if the output voltage slews. If the output voltage slews linearly then the CT charge current contribution from the power limit circuitry is shown to be at a peak when VOUT = 0V and at 0A when VOUT=VIN-VPL, where VPL is the power limit voltage threshold. IPL is shown in Fig. 4 below. Lastly, the external capacitors used for the charge pump are required and need to equal 0.1µF, i.e. CIN = CH = C1 = C2 = 0.1µF. LEVEL Shift Circuitry (Optional) The UCC3917 can be used in many systems without logic command or diagnostic feedback. If a system requires control from low-voltage logic or feedback to low-voltage logic, then level shifting circuits are required. The level shift circuits in Fig. 5A and Fig. 5B show ways to interface to LATCH and SHTDWN and the level shift circuits in Fig. 6 show ways of interfacing from FLTOUT to low-voltage logic. Where IPL is defined as: I PL ≡ (VIN – VOUT – V PL ) (5) R PL In Fig. 5A, resistor R limits the level shift current. Select R so that the current in the level shift circuit never exceeds the absolute maximum current in the logic command inputs, 500µA. For example, if the maximum supply voltage for the system is 75V, select The average IPL current for the interval (0, TSTART) from Fig. 4 is defined as: I PL ( AVG ) ≡ (VIN – V PL ) 2 (6) 2 • R PL • VIN R> Equation 4 can now be simplified to: CT (min) ≅ ICH + I PL ( AVG ) dVCT • T START (7) 75V = 150 k Ω. 500 µA R must also be chosen so that the minimum current in the level shift circuit exceeds the worst case logic 7 UCC1917 UCC2917 UCC3917 APPLICATION INFORMATION (cont.) R TO UCC3917 supply voltage for the system is 25V, choose R> C SHTDWN OR LATCH The capacitor C shown on the output of this circuit is useful to filter the level shift output and prevent false triggering from noise. The minimum recommended capacitor value is 100pF. Larger capacitors will result in better noise immunity and longer delay to logic command. VOUT (A) TO UCC3917 SHTDWN OR LATCH C R The circuit in Fig. 5B accomplished the same function as the circuit in Fig. 5A, using different components. In this circuit, select resistor R so that the transistor draws enough current to exceed the 60µA logic threshold but doesn’t exceed the 500µA maximum logic input current. For example, if the input circuit is 5V logic, then VOUT UDG-99148 (B) 25V = 416 k Ω. 60 µA Figure 5. Potential level shift circuitry to interface to LATCH and SHTDWN on the VDD VDD VDD 13 13 13 R1 LOCAL VDD 11 FLTOUT LOCAL FAULT LOCAL FAULT R2 11 FLTOUT LOCAL VDD 11 LOCAL VDD FLTOUT R1 R1 LOCAL FAULT R2 (A) R2 (B) Figure 6. Potential level shift circuitry to interface to FLTOUT on the UCC3917. 8 (C) UCC1917 UCC2917 UCC3917 APPLICATION INFORMATION (cont.) VIN D1 LATCH VDD 13 16 VDD 1 UVLO >10V=ENABLE < 6V=DISABLE 40µA VDD VDD DISABLE SHTDWN 12 VOUT 3 VOUT VOUT FLTOUT 11 5V REFERENCE 8 C1 C2P 10V SHUNT REGULATOR 7 CIN OVER CURRENT COMPARATOR 50mV 2 ON-TIME DELAY LOGIC SUPPLY SENSE VOUT RSENSE 4 6 CT C2 C2N OUTPUT OUTPUT LOW + C1N RPL PLIM 5V 40µA C1P CT 10 4V 200mV + 5 R3 9 15 VSS 14 MAXI VREF/CATFLT R1 CH R2 RSS CSS OUTPUT UDG-99056 Figure 7. Positive floating hot swap power manager UCC1917, UCC2917 and UCC3917. SAFETY RECOMMENDATIONS Although the UCC3917 is designed to provide system protection for all fault conditions, all integrated circuits can ultimately fail short. For this reason, if the UCC3917 is intended for use in safety critical applications where UL or some other safety rating is required, a redundant safety device such as a fuse should be placed in series with the power device. The UCC3917 will prevent the fuse from blowing for virtually all fault conditions, increasing system reliability and reducing maintenance cost, in addition to providing the hot swap benefits of the device. UNITRODE CORPORATION 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. (603) 424-2410 FAX (603) 424-3460 9