SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 D D D EPIC (Enhanced-Performance Implanted CMOS) Submicron Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages DB, DW, OR PW PACKAGE (TOP VIEW) VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND description This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track VCCB, which accepts voltages from 3 V to 5 V, and the A port is designed to track VCCA, which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa. 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCCB NC OE B1 B2 B3 B4 B5 B6 B7 B8 GND The SN74LVCC3245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated. The SN74LVCC3245 is characterized for operation from –40°C to 85°C. FUNCTION TABLE INPUTS OPERATION OE DIR L L B data to A bus L H A data to B bus H X Isolation Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated. Copyright 1997, Texas Instruments Incorporated PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 PRODUCT PREVIEW D SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 logic diagram (positive logic) DIR 2 22 OE A1 3 21 B1 To Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† PRODUCT PREVIEW Supply voltage range, VCCA and VCCB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6 V Input voltage range, VI: All An (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 to VCCA + 0.5 V All Bn (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 to VCCB + 0.5 V Except I/O ports (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 to VCCA + 0.5 V Output voltage range, VO (see Note 1): All An . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 to VCCA + 0.5 V All Bn . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 to VCCB + 0.5 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous current through VCCA, VCCB, or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA Package thermal impedance, θJA (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104°C/W DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81°C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. This value is limited to 6 V maximum. 2. This value is limited to 4.6 V maximum. 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51. 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 recommended operating conditions (see Note 3) VIHA VIHB VILA VILB VCCB Supply voltage Supply voltage High-level input voltage High-level input voltage Low-level input voltage Low-level input voltage VO ≤ 0.1 V, VO ≤ 0.1 V, VO ≤ 0.1 V, VO ≤ 0.1 V, VO ≥ VCCA – 0.1 V VO ≥ VCCB – 0.1 V VO ≥ VCCA – 0.1 V VO ≥ VCCB – 0.1 V MIN NOM MAX 2.7 3.3 3.6 V 2.7 5 5.5 V 2.7 V 3V 2 3V 3.6 V 2 3.6 V 5.5 V 2 2.7 V 3V 2 3.6 V 2 5.5 V 3.85 2.7 V 3V 0.8 3V 3.6 V 0.8 3.6 V 5.5 V 0.8 2.7 V 3V 0.8 3V 3.6 V 0.8 3.6 V 5.5 V 1.65 0 Input voltage 0 VOA VOB Output voltage 0 Output voltage High level output current High-level IOHB High level output current High-level IOLA Low level output current Low-level IOLB Low level output current Low-level ∆t/∆v Input transition rise or fall rate 0 V V VCCA VCCB V 3V –12 3.3 V 3V –24 3.3 V 2.7 V –12 3.3 V 3V –24 2.7 V 3V 12 3.3 V 3V 24 3.3 V 2.7 V 12 3.3 V 3V 24 • DALLAS, TEXAS 75265 V VCCA VCCB 2.7 V TA Operating free-air temperature NOTE 4: Unused pins (input or I/O) must be held high or low to prevent them from floating. POST OFFICE BOX 655303 V 3V Input voltage IOHA V 3.6 V VIA VIB UNIT PRODUCT PREVIEW VCCA VCCA VCCB V V mA mA mA mA 0 10 ns/V –40 85 °C 3 SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = –100 µA IOH = –12 12 mA VOHA 24 mA IOH = –24 IOH = –100 µA IOH = –12 mA VOHB IOH = –24 24 mA IOL = 100 µA IOL = 12 mA VOLA IOL = 24 mA VCCA 3V VCCB 3V MIN TYP 2.9 2.99 2.85 3V 3V 2.46 2.7 V 3V 2.2 2.5 3V 3V 2.25 2.65 2.7 V 4.5 V 2 2.3 3V 3V 2.9 2.99 2.7 V 3V 2.46 2.85 3V 3V 2.25 2.65 2.7 V 4.5 V 3.26 4.25 3V 3V 0.11 0.44 3V 3V 0.21 0.44 2.7 V 4.5 V 0.22 0.5 3V 3V 3V 0.21 0.44 4.5 V 0.18 0.44 3.6 V ±0.1 ±1 5.5 V ±0.1 ±1 3.6 V 3.6 V ±0.5 ±5 3.6 V Open 5 50 3.6 V 5 50 5.5 V 5 50 3.6 V 5 50 5.5 V 8 80 PRODUCT PREVIEW 3V II Control pins VI = VCCA or GND IOZ† A or B ports VO = VCC or GND, An = VCC or GND ICCA B to A 36V 3.6 VI = VIL or VIH V 3V IOL = 24 mA 0.1 V 0.1 V µA µA µA Bn = VCCB or GND 36V 3.6 A to B An = VCCA or GND 36V 3.6 A port VI = VCCA – 0.6 V, Other inputs at VCCA or GND, OE at GND and DIR at VCCA 3.6 V 3.6 V 0.35 0.5 OE VI = VCCA – 0.6 V, Other inputs at VCCA or GND, DIR at VCCA or GND 3.6 V 3.6 V 0.35 0.5 DIR VI = VCCA – 0.6 V, Other inputs at VCCA or GND, OE at VCCA or GND 3.6 V 3.6 V 0.35 0.5 ∆ICCB‡ B port VI = VCCB – 2.1 V, Other inputs at VCCB or GND, OE at GND and DIR at VCCB 3.6 V 5.5 V 1 1.5 Ci Control inputs Open Open pF Cio A or B ports 3.3 V 5V pF 33V 3.3 5V pF ICCB ∆ICCA‡ Cpd d VI = VCCA or GND VO = VCCA or GND A to B B to A † For I/O ports, the parameter IOZ includes the input leakage current. ‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCCB. 4 UNIT V 2.7 V IOL = 100 µA VOLB MAX POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 µA mA mA SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) FROM (INPUT) TO (OUTPUT) tPHL tPLH A B tPHL tPLH B A tPZL tPZH OE A tPZL tPZH OE B tPLZ tPHZ OE A tPLZ tPHZ OE B VCCA = 3.3 V ± 0.3 V, VCCB = 5 V ± 0.5 V MIN TYP† MAX VCCA = 3.3 V ± 0.3 V, VCCB = 3 V TO 3.6 V MIN TYP‡ MAX 1 4.8 8.5 1 5.5 9 1 3.9 7 1 5.2 8.5 1 3.8 7 1 4.4 7.5 1 4.3 8 1 5.1 8 1 5.9 10 1 6.4 10.5 1 5.4 9.5 1 5.8 9.5 1 4.7 8.5 1 6 9.5 1 4.8 9 1 6.1 10 1 3.1 7 1 3.4 7 1 4.6 10 1 5.2 10 1 3.8 8 1 4.5 8.5 1 4 8.5 1 6.3 10 tsk(o)§ Output 1 1.5 1 Data or output † Typical values are at TA = 25°C, VCCA = 3.3 V, and VCCB = 5 V. ‡ Typical values are at TA = 25°C, VCCA = 3.3 V, and VCCB = 3.3 V. § Skew is the difference in the propagation delay of any two outputs of the same device. This parameter is ensured by design. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1.5 UNIT ns ns ns ns ns ns PRODUCT PREVIEW PARAMETER ns 5 SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 PARAMETER MEASUREMENT INFORMATION FOR B PORT (SEE NOTE E) 2 × VCC 500 Ω From Output Under Test S1 Open GND CL = 50 pF (see Note A) 500 Ω TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 2 × VCC Open LOAD CIRCUIT tw VCC B-Port Input 50% VCC 50% VCC 0V VOLTAGE WAVEFORMS PULSE DURATION PRODUCT PREVIEW 1.5 V 1.5 V 0V tPHL tPLH B-Port Output VOH 50% VCC 1.5 V 1.5 V 0V tPZL VCC Input 2.7 V Output Control 50% VCC VOL tPLZ Output Waveform 1 S1 at 2 × VCC (see Note B) Output Waveform 2 S1 at Open (see Note B) 50% VCC tPZH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NONINVERTING OUTPUTS 50% VCC VCC VOL + 0.3 V VOL tPHZ VOH – 0.3 V VOH [0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. D. The outputs are measured one at a time with one transition per measurement. E. This is to test the B port, with VCCA = 3.6 V and VCCB = 5.5 V. Figure 1. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997 PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT (SEE NOTE E) 7V 500 Ω From Output Under Test S1 Open GND CL = 50 pF (see Note A) 500 Ω TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 7V Open LOAD CIRCUIT tw 2.7 V 1.5 V 0V VOLTAGE WAVEFORMS PULSE DURATION 1.5 V 1.5 V 0V tPHL tPLH VOH Output 1.5 V 1.5 V 1.5 V 0V tPZL 2.7 V Input 2.7 V Output Control 1.5 V VOL tPLZ Output Waveform 1 S1 at 7 V (see Note B) Output Waveform 2 S1 at Open (see Note B) 1.5 V tPZH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NONINVERTING OUTPUTS PRODUCT PREVIEW 1.5 V Input 3.5 V VOL + 0.3 V VOL tPHZ 1.5 V VOH – 0.3 V VOH [0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. D. The outputs are measured one at a time with one transition per measurement. E. This is to test the A and B ports, with VCCA = 3.6 V and VCCB = 3.6 V. Figure 2. Load Circuit and Voltage Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated