TI TPIC5302

TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
•
•
•
•
Low rDS(on) . . . 0.3 Ω Typ
High-Voltage Outputs . . . 60 V
Pulsed Current . . . 7 A Per Channel
Fast Commutation Speed
D PACKAGE
(TOP VIEW)
GND
SOURCE1
SOURCE1
SOURCE2
SOURCE2
SOURCE3
SOURCE3
GATE3
description
The TPIC5302 is a monolithic power DMOS array
that consists of three electrically isolated
independent N-channel enhancement-mode
DMOS transistors. The TPIC5302 is offered in a
standard 16-pin small-outline surface-mount (D)
package.
1
16
2
15
3
14
4
13
5
12
6
11
7
10
8
9
DRAIN1
DRAIN1
GATE1
DRAIN2
DRAIN2
GATE2
DRAIN3
DRAIN3
The TPIC5302 is characterized for operation over
the case temperature range of – 40°C to 125°C.
schematic
DRAIN1
GATE2
15, 16
Q1
GATE1
DRAIN2
11
D1
2, 3
SOURCE1
1
GND
DRAIN3
8
Q2
D2
Z1
14
GATE3
12, 13
9, 10
Q3
Z2
4, 5
SOURCE2
D3
Z3
6, 7
SOURCE3
absolute maximum ratings over operating case temperature range (unless otherwise noted)†
Drain-to-source voltage, VDS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 V
Source-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V
Drain-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V
Gate-to-source voltage, VGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 20 V
Continuous drain current, each output, all outputs on, TC = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.4 A
Continuous source-to-drain diode current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.4 A
Pulsed drain current, each output, TC = 25°C (see Note 1 and Figure 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 A
Single-pulse avalanche energy, EAS, TC = 25°C (see Figure 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10.5 mJ
Continuous total power dissipation at (or below) TC = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1087 mW
Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 150°C
Operating case temperature range, TC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 125°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Pulse duration = 10 ms and duty cycle = 2%
Copyright  1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
electrical characteristics, TC = 25°C (unless otherwise noted)
PARAMETER
V(BR)DSX
VGS(th)
TEST CONDITIONS
ID = 250 µA,
ID = 1 mA,
Drain-to-source breakdown voltage
Gate-to-source threshold voltage
VGS = 0
VDS = VGS
V(BR)
Reverse drain-to-GND breakdown voltage (across
D1, D2, and D3)
Drain-to-GND current = 250 µA
VDS(on)
Drain-to-source on-state voltage
ID = 1.4 A,
See Notes 2 and 3
VF(SD)
Forward on-state voltage, source-to-drain
IS = 1.4 A,
VGS = 0 (Z1, Z2, Z3),
See Notes 2 and 3
VF
Forward on-state voltage, GND-to-drain
ID = 1.4 A
MIN
TYP
MAX
60
1.5
V
1.85
2.2
100
VGS = 10 V,
0.42
0.49
V
0.9
1.1
V
4.8
V
VDS = 48 V,,
VGS = 0
Reverse gate current, drain short circuited to source
VGS = 16 V,
VSG = 16 V,
VDS = 0
VDS = 0
Ilk
lkg
current drain-to-GND
drain to GND
Leakage current,
VR = 48 V
TC = 25°C
TC = 125°C
0.05
1
0.5
10
0.3
0.35
Static drain-to-source
drain to source on-state
on state resistance
VGS = 10 V,
ID = 1.4 A,,
See Notes 2 and 3
and Figures 6 and 7
TC = 25°C
rDS(
DS(on))
TC = 125°C
0.41
0.5
VDS = 10 V,
See Notes 2 and 3
ID = 0.7 A,
Zero gate voltage drain current
Zero-gate-voltage
IGSSF
IGSSR
Forward gate current, drain short circuited to source
gfs
Forward transconductance
Ciss
Short-circuit input capacitance, common source
Coss
Short-circuit output capacitance, common source
Crss
Short-circuit reverse-transfer capacitance,
common source
VDS = 25 V,
f = 1 MHz
V
V
TC = 25°C
TC = 125°C
IDSS
UNIT
0.05
1
0.5
10
10
100
nA
10
100
nA
µA
µA
Ω
1.15
VGS = 0,
1.41
S
135
170
80
100
30
40
pF
F
NOTES: 2. Technique should limit TJ – TC to 10°C maximum and pulse duration ≤ 5 ms.
3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
source-to-drain diode characteristics, TC = 25°C
PARAMETER
trr(SD)
QRR
Reverse-recovery time
Total diode charge
TEST CONDITIONS
IS = 0.5 A, VGS = 0,
di/dt = 100 A /µs,
MIN
VDS = 48 V,
See Figure 1
TYP
MAX
UNIT
35
ns
0.04
µC
GND-to-drain diode characteristics, TC = 25°C (see schematic, D1, D2, and D3)
PARAMETER
trr
QRR
2
Reverse-recovery time
Total diode charge
TEST CONDITIONS
IF = 0.5 A,
di/dt = 100 A /µs,
POST OFFICE BOX 655303
VDS = 48 V,
See Figure 1
• DALLAS, TEXAS 75265
MIN
TYP
MAX
UNIT
130
ns
0.4
µC
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
resistive-load switching characteristics, TC = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
23
46
25
50
5
10
td(on)
td(off)
Turn-on delay time
tr2
tf2
Rise time
Qg
Total gate charge
Qgs(th)
Threshold gate-to-source charge
Qgd
Gate-to-drain charge
LD
Internal drain inductance
5
LS
Internal source inductance
5
Rg
Internal gate resistance
Turn-off delay time
RL = 50 Ω,,
See Figure 2
VDD = 25 V,,
tf1 = 10 ns,
tr1 = 10 ns,,
Fall time
VDS = 48 V,
V
See Figure 3
ID = 0.5
0 5 A,
A
VGS = 10 V,
V
17
34
8
9.8
0.5
0.63
1.5
1.85
UNIT
ns
nC
nH
Ω
0.25
thermal resistance
PARAMETER
TEST CONDITIONS
RθJA
Junction-to-ambient thermal resistance
RθJP
Junction-to-pin thermal resistance
All outputs with equal power,
power
MIN
See Note 4
TYP
115
32
MAX
UNIT
°C/W
NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink
PARAMETER MEASUREMENT INFORMATION
1
TJ = 25°C
I S – Source-to-Drain Diode Current – A
0.5
Reverse di/dt = 100 A/µs
0
25% of IRM†
– 0.5
–1
– 1.5
–2
IRM†
– 2.5
trr(SD)
–3
0
25
50
75
100
125 150
Time – ns
175
200
225
250
† IRM = maximum recovery current
Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
PARAMETER MEASUREMENT INFORMATION
VDD = 25 V
RL
Pulse Generator
10 V
VGS
VGS
0V
DUT
Rgen
tf1
tr1
VDS
50 Ω
td(off)
td(on)
CL = 30 pF
(see Note A)
50 Ω
tr2
tf2
VDD
VDS
VDS(on)
VOLTAGE WAVEFORMS
TEST CIRCUIT
NOTE A: CL includes probe and jig capacitance.
Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms
Current
Regulator
12-V
Battery
0.2 µF
VDS
Qg
Same Type
as DUT
50 kΩ
10 V
0.3 µF
Qgs(th)
VDD
0V
VGS
DUT
IG = 1 µA
Qgd
Gate Voltage
Time
IG CurrentSampling Resistor
ID CurrentSampling Resistor
Qgs = Qg – Qgd
VOLTAGE WAVEFORM
TEST CIRCUIT
Figure 3. Gate-Charge Test Circuit and Voltage Waveform
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
PARAMETER MEASUREMENT INFORMATION
25 V
250 µH
Pulse Generator
(see Note A)
ID
tav
tw
15 V
VDS
VGS
0V
IAS
(see Note B)
VGS
50 Ω
ID
DUT
0V
Rgen
50 Ω
V(BR)DSX = 60 V Min
VDS
0V
VOLTAGE AND CURRENT WAVEFORMS
TEST CIRCUIT
NOTES: A. The pulse generator has the following characteristics: tr ≤ 10 ns, tf ≤ 10 ns, ZO = 50 Ω.
B. Input pulse duration (tw) is increased until peak current IAS = 7 A, where tav = avalanche time.
I
V
t av
AS
(BR)DSX
Energy test level is defined as E
10.5 mJ
AS
2
+
+
Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms
TYPICAL CHARACTERISTICS
STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE
2.5
1
ID = 1.4 A
2
ID = 1 mA
1.5
ID = 100 µA
1
0.5
0
– 40 – 20
20 40 60 80 100 120 140 160
TJ – Junction Temperature – °C
0
0.8
On-State Resistance – Ω
r DS(on) – Static Drain-to-Source
VGS(th) – Gate-to-Source Threshold Voltage – V
GATE-TO-SOURCE THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE
0.6
VGS = 10 V
0.4
VGS = 15 V
0.2
0
– 40 – 20
Figure 5
0
20 40 60 80 100 120 140 160
TJ – Junction Temperature – °C
Figure 6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
TYPICAL CHARACTERISTICS
STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
DRAIN CURRENT
DRAIN CURRENT
vs
DRAIN-TO-SOURCE VOLTAGE
1
5
15 V
VGS = 5 V
nVGS = 0.2 V
TJ = 25°C
Unless Otherwise
Noted
I D – Drain Current – A
4
On-State Resistance – Ω
r DS(on) – Static Drain-to-Source
TJ = 25°C
VGS = 10 V
VGS = 15 V
3
VGS = 4 V
2
1
0.1
0.01
VGS = 3 V
0
0.1
1
ID – Drain Current – A
10
0
5
6
7
8
2
3
4
VDS – Drain-to-Source Voltage – V
1
Figure 7
DRAIN CURRENT
vs
GATE-TO-SOURCE VOLTAGE
0.5
5
Total Number of Units = 819
TJ = 25°C
I D – Drain Current – A
0.35
0.3
0.25
0.2
0.15
2.5
2
1.5
1.47
1.455
1.44
0
1.425
0
1.41
0.5
1.395
0.05
1.38
TJ = 150°C
3
1
1.365
TJ = 75°C
3.5
0.1
0
1
7
8
9
2
3
4
5
6
VGS – Gate-to-Source Voltage – V
gfs – Forward Transconductance – S
Figure 9
Figure 10
POST OFFICE BOX 655303
TJ = 125°C
TJ = 25°C
4
1.35
Percentage of Units – %
TJ = – 40°C
4.5
0.4
6
10
Figure 8
DISTRIBUTION OF
FORWARD TRANSCONDUCTANCE
0.45
9
• DALLAS, TEXAS 75265
10
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
TYPICAL CHARACTERISTICS
SOURCE-TO-DRAIN DIODE CURRENT
vs
SOURCE-TO-DRAIN VOLTAGE
CAPACITANCE
vs
DRAIN-TO-SOURCE VOLTAGE
10
250
225
I SD– Source-to-Drain Diode Current – A
f = 1 MHz
TJ = 25°C
C – Capacitance – pF
200
175
150
Ciss
125
100
Coss
Crss
25
0
0
4
8 12 16 20 24 28 32 36
VDS – Drain-to-Source Voltage – V
TJ = 125°C
ÁÁ
ÁÁ
ÁÁ
75
50
1
40
0.1
TJ = 150°C
0.01
0.1
1
VSD – Source-to-Drain Voltage – V
REVERSE-RECOVERY TIME
vs
REVERSE di/dt
80
VDD = 20 V
12
60
VDD = 30 V
10
40
8
30
6
20
4
VDD = 48 V
t rr – Reverse-Recovery Time – ns
14
VGS – Gate-to-Source Voltage – V
VDS – Drain-to-Source Voltage – V
150
16
50
10
Figure 12
DRAIN-TO-SOURCE VOLTAGE AND
GATE-TO-SOURCE VOLTAGE
vs
GATE CHARGE
70
TJ = 25°C
TJ = 75°C
Figure 11
IS = 0.7 A
TJ = 25°C
See Figure 3
TJ = – 40°C
IS = 0.7 A
TJ = 25°C
See Figure 1
125
D1, D2, and D3
100
75
50
Q1, Q2, and Q3
25
2
10
VDD = 20 V
0
0
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
0
0
100
200
300
400
500
600
Reverse di/dt – A/µs
Qg – Gate Charge – nC
Figure 13
Figure 14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
THERMAL INFORMATION
MAXIMUM PEAK-AVALANCHE CURRENT
vs
TIME DURATION OF AVALANCHE
MAXIMUM DRAIN CURRENT
vs
DRAIN-TO-SOURCE VOLTAGE
10
I AS – Maximum Peak-Avalanche Current – A
I D – Maximum Drain Current – A
10
1 µs†
TC = 25°C
10 ms†
1 ms†
1
500 µs†
ÁÁ
ÁÁ
0.1
0.1
DC Conditions
10
1
VDS – Drain-to-Source Voltage – V
100
See Figure 4
TC = 25°C
TC = 125°C
1
0.001
0.01
Figure 16
† Less than 0.1 duty cycle
Figure 15
8
0.1
POST OFFICE BOX 655303
1
tav – Time Duration of Avalanche – ms
• DALLAS, TEXAS 75265
10
TPIC5302
3-CHANNEL INDEPENDENT POWER DMOS ARRAY
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995
THERMAL INFORMATION
D PACKAGE†
NORMALIZED JUNCTION - TO -AMBIENT THERMAL RESISTANCE
vs
PULSE DURATION
R θJA – Normalized Junction-to-Ambient Thermal Resistance – °C/W
10
1
DC Conditions
d = 0.5
d = 0.2
d = 0.1
0.1
d = 0.05
d = 0.02
d = 0.01
0.01
Single Pulse
0.001
tc
tw
ID
0
0.0001
0.0001
0.001
0.01
0.1
1
10
tw – Pulse Duration – s
† Device mounted on FR4 printed-circuit board with no heat sink
NOTE A: ZθA(t) = r(t) RθJA
tw = pulse duration
tc = cycle time
d = duty cycle = tw/tc
Figure 17
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated