SONIX SN11030

SN11030
Confidential
2002/6/26
0.2
USB to CF/ATA/SM/Flash Interface Controller,
Mass Storage Class Compliant
1 General Description
SN11030 is a high-performance integrated circuit to bridge USB and
CF/ATA/SM/Flash compliance devices. It provides a flexible and cost efficient single
chip solution for external storage applications that intend to utilize the convenience of
USB. To help the system manufacturers to build high quality, low cost USB storage
systems, several special features are implemented. SN11030 can be easily configured
to access CF, ATA device, SM, NAND type flash or any combination of the above.
This diversity in function relieves the component sourcing task of the system builders.
With the ability to support flash memory, the combo system which supports both card
reader and thumb drive can be built without any special effort. The embedded
translation table help the system makers to design a high performance SM card or
NAND type flash accessing device but still keeps the cost low. The proprietary
randomization algorithm effectively extends the lifetime of the SM card and flash
memory, ensuring the robustness of the system. The real time ECC correction keeps
the data integrity while still maintains the high data transfer rate.
The external serial EEPROM provides the possibility to customize the USB
identity for each product. The OEM makers could make products for different
customers by just putting the vendor/product ID and names in the EEPROM but still
keep other things the same. The serial number can help the system manufacturers to
track down every single device they made even when the design and the PID/VID are
all the same. The USB Mass Storage Class compliance capability of SN11030 makes
it a truly “plug-and-play” device without vendor drivers needed under the OS like
Windows 2000/ME/XP and Mac OS 9/10. This feature not only makes the system
developing faster and easier, but also reduces the cost and increases the reliability.
The SN11030 even provides the capability to boot the PC. Therefore, the system
manufacturers can use it to build a much faster, high capacity, reliable, and portable
system to replace the legacy floppy disk easily.
With so many functions built- in and the high performance, easy to design- in
1
SN11030
Confidential
2002/6/26
0.2
architecture, SN11030 is an ideal choice for building a portable USB to
CF/ATA/SM/Flash storage system.
2 Features
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
12 MHz USB 1.1 full-speed compatible.
USB 1.1 Mass Storage Class compliant
USB Mass Storage Class Bulk-Only Transport 1.0 supported
USB Mass Storage Class SCSI transparent command set supported
12 characters of serial number and up to 28 characters of
Vendor/Product/Revision string supported with external EEPROM
Support PIO mode CF/ATA/ATAPI device
Support 3.3V, 4Mbytes to 128 Mbytes SSFDC(SmartMedia Card), Type I/II
CompactFlash card and MicroDrive.
Support NAND-type flash memory, from 4Mbytes to 128 Mbytes.
Real-time ECC correction circuit to ensure the data integrity and accelerate the
access speed for SmartMedia/NAND-type flash.
Built- in SRAM to support logical-to-physical address translation for
SmartMedia/NAND-type flash to reduce cost and increase performance and
reliability
Supports Hot-Swapping among flash memory, CF card and SM card without
un-plug USB.
Built- in FIFO for upstream and downstream data transfer
Data transfer rate up to 1.5 MB/s (burst), 1.1 MB/s (read average),
Pin selectable high-power (500mA) or low-power (100mA)
3 LED lightening pins available. One for CF, one for SM, and one for CF + SM
(version 2 only)
PC boot up capability provided (PC BIOS needs to support USB ZIP boot up)
(version 2 only)
No Driver needed under Microsoft Windows ME/2000/XP, Mac OS 9.x/10.x
Driver support Microsoft Windows 98
Multiple icon driver support for Microsoft Windows 2000 and Mac OS 9
Single 3.3V operation
80 pin LQFP package.
2
SN11030
Confidential
2002/6/26
0.2
3 Pin Assignment
Pin# PAD Name
Type Drive Special Description
1
GND
PWR
Digital ground
2
CFD12_SMD6
DIO 8mA PD
ATA data bit 12 / SM data bit 6
3
CFD5_SMD2
DIO 8mA PD
ATA data bit 5 / SM data bit 2
4
CFD13_SMD7
DIO 8mA PD
ATA data bit 13 / SM data bit 7
5
CFD6_SMD1
DIO 8mA PD
ATA data bit 6 / SM data bit 1
6
CFD14_SMD0
DIO 8mA PD
ATA data bit 14 / SM data bit 0
7
SMWP
DO 8mA
SM write protect
8
SMRB
DI
SM ready/busy
9
VDD
PWR
Digital 3.3V
10 GND
PWR
Digital ground
11
CFD7_SMWE
DIO 8mA PD
ATA data bit 7 / SM write enable
12 CFD15_SMRE
DIO 8mA PD
ATA data bit 15 / SM read enable
13 CFCS0
DO 8mA
ATAPI chip select 0
14 CFCS1
DO 8mA
ATAPI chip select 1
15 CFDRN
DO 8mA
ATAPI I/O read signal, active low
16 CFDWN
DO 8mA
ATAPI I/O write signal, active low
17 CFDRDY
DI
PU
ATAPI data ready signal, active high
18 CFDA2_SMALE DO 8mA
ATAPI device address 2 / SM address latch
enable
19 LED_CF
DO 8mA
LED for CF
20 GND
PWR
Digital ground
21 VDD
PWR
Digital 3.3V
22 CFDA1_SMCLE DO 8mA
ATAPI device address 1 / SM command
latch enable
23 CFDA0
DO 8mA
ATAPI device address 0
24 CFD0
DIO 8mA PD
ATA data bit 0
25 CFD1
DIO 8mA PD
ATA data bit 1
26 CFD8
DIO 8mA PD
ATA data bit 8
27 CFD2
DIO 8mA PD
ATA data bit 2
3
SN11030
2002/6/26
0.2
28 FLCE
DO 8mA
Confidential
Flash chip enable
29 NC
Not Connected
30 NC
Not Connected
31 NC
Not Connected
32 LED_CFSM
DO 8mA PD
LED for CF + SM
33 RSTN
DI
PU
Chip reset
34 TEST
DI
PD
Test pin
35 SMCE
DO 8mA
SM chip enable
36 CFD9
DIO 8mA PD
ATA data bit 9
37 CFD10
DIO 8mA PD
ATA data bit 10
38 XIN
I
-
-
Crystal input or oscillator input
39 XOUT
O
-
-
Crystal output or no connection
40 VDD
PWR
Digital 3.3V
41 GND
PWR
Digital ground
42 SMCDET
DI
PU
SM card detect
43 SMWPSW
DI
PU
SM write protect switch
44 SMPOWER
DO 8mA OC
SM/Flash power control
45 GPIO0
DIO 8mA
General Purpose Input/Output 0
46 GPIO1
DIO 8mA
General Purpose Input/Output 1
47 ROMCS
DIO 4mA
Chip select for external EEPROM
48 SYSCFG1
DI
System configuration 1
49 SYSCFG2
DI
System configuration 2
50 CFIRQ
DI
ATA interrupt request
51 HIGHPWR
DI
High power/Low power configuration
52 GND
PWR
Digital ground
53 VDD
PWR
Digital 3.3V
54 ROMSK
DIO 4mA
Clock for external serial EEPROM
55 ROMDI
DIO 4mA
Serial data to external EEPROM
56 ROMDO
DIO 4mA
Serial data from external EEPROM
57 FLCDET
DI
Flash card detect
58 FLWPSW
DI
59 NC
PU
Flash write protect switch
Not Connected
4
SN11030
Confidential
2002/6/26
0.2
60 LED_SM
DO 8mA
LED for SM
61 TAVDD
PWR
USB transceiver 3.3V
62 AVDD
PWR
PLL analog 3.3V
63 AVSS
PWR
PLL analog ground
64 TAVSS
PWR
USB transceiver ground
65 DPLUS
AIO -
-
USB D+ signal
66 DMINUS
AIO -
-
USB D- signal
67 NC
Not Connected
68 NC
Not Connected
69 CFRSTN
DO 8mA
ATA reset, active low
70 GPIO7
DIO 8mA
GPIO7 for SM data bus OE
71 CFCDET
DI
CF card detect
72 CFPOWER
DO 8mA OC
8mA PU
CF power control
73 NC
Not Connected
74 NC
Not Connected
75 NC
Not Connected
76 NC
Not Connected
77 CFD3_SMD4
DIO 8mA PD
ATA data bit 3 / SM data bit 4
78 CFD11_SMD5
DIO 8mA PD
ATA data bit 11 / SM data bit 5
79 CFD4_SMD3
DIO 8mA PD
ATA data bit 4 / SM data bit 3
80 VDD
P
Digital 3.3V
¨
-
-
P: power pin; AI: analog input pin, AIO: analog input/output pin; DI: digital input pin; DO: digital
output pin; DIO: digital input/output pin.
¨
TTL: TTL compatible input pin; PD: pull down; PU: pull up.
¨
All pads are Schmitt triggered and with slew rate control
5
SN11030
Confidential
2002/6/26
0.2
4 Package diagram
LQPF 80 Package
L
E
D
|
S
M
N
C
F
L
W
P
S
W
F
L
C
D
E
T
R
O
M
D
O
R
O
M
D
I
R
O
M
S
K
V
D
D
G
N
D
H
I
G
H
P
W
R
S
Y
S
C
F
G
2
C
F
I
R
Q
S
Y
S
C
F
G
1
R
O
M
C
S
G
P
I
O
1
G
P
I
O
0
S
M
P
O
W
E
R
S
M
W
P
S
W
S
M
C
D
E
T
G
N
D
60 59 58 57 5 6 5 5 5 4 5 3 5 2 5 1 5 0 4 9 4 8 4 7 4 6 4 5 4 4 4 3 4 2 4 1
AVS S
T AVSS
DPL US
DMI NUS
NC
NC
CFRSTN
GP IO7
CFCDET
CFPOW E
R
NC
NC
NC
NC
CFD 3_ SMD
4
CFD1 1 _SM D5
CFD4_ SM D3
VD D
21 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1 3 2 3 3 3 4 3 5 3 6 3 7 38 39 40
AV DD
6 1 6 2 6 3 6 4 6 5 6 6 6 7 6 8 6 9 7 0 7 1 7 2 7 3 7 4 75 76 77 78 79 8 0
T AVDD
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
G
N
D
C
F
D
12
|
S
M
D
6
C
F
D
5
|
S
M
D
2
C
F
D
13
|
S
M
D
7
C
F
D
6
|
S
M
D
1
C
F
D
14
|
S
M
D
0
S
M
W
P
S
M
R
B
V
D
D
G
N
D
C
F
D
7
|
S
M
W
E
C
F
D
15
|
S
M
R
E
6
C
F
C
S
0
C
F
C
S
1
C
F
D
R
N
C
F
D
W
N
C
F
D
R
D
Y
C
F
D
A
2
|
S
M
A
L
E
L
E
D
|
C
F
G
N
D
V DD
XOUT
XI N
CFD1
0
CFD9
SMCE
TEST
RSTN
L ED_ CFSM
NC
NC
NC
FLCE
CFD2
CFD8
CFD1
CFD0
CFDA0
CFDA1 _SM CLE
V DD
SN11030
2002/6/26
0.2
7
Confidential
SN11030
Confidential
2002/6/26
0.2
5 Version Control
Draft
0.1
0.2
Apr-29-2002
June-17-2002
June-25-2002
add new pin outs & features for version 002
8