SL2009 Dual stage IF amplifier for cable tuners DS5507 Features • • • • • Single chip solution for tuner IF gain and AGC Contains 34 dB of AGC shared between two AGC stages Design optimised for high signal handling with low inter-modulation spurious generation I/O ports optimised to interface with standard SAW filters ESD protection (Normal ESD handling procedures should be observed) ISSUE 1.4 March 2002 Ordering Information SL2009/KG/NP1T (Tape and Reel) SL2009/KG/NP1S (Tubes) The devices includes two stages of IF gain which are both optimised to interface with inter-stage filters. Both stages contain independent AGC facility, and the first stage contains a level detect for control of the tuner AGC. Applications IFIP 1 16 IFIPB • • Cable Network interface modules and tuners Data communications systems SDRIVEOP VCCIF SDRIVEOPB AGC2 AGCOUT IFOP Description AGC1 VEE SDRIVEIP SDRIVEIPB IFOPB The SL2009 is a dual IF amplifier intended for application in cable tuners, and integrates all of the IF gain and AGC required to deliver 1Vp-p in a standard tuner configuration. VCCSAW VEE 8 9 AGCBIAS NP16 Figure 1 - Pin allocation (12) AGC1 (11) SDRIVEIP (10) SDRIVEIPB (15) AGC SENDER AGC SENDER AGCBIAS (9) AGCOUT (13) SAW Driver VccSAW (16) Vee (6,8) VccIF (3) SDRIVEOP (14) SDRIVEOPB (1) IFIP (2) IFIPB (4) AGC2 AGC IFOP (5) IFOPB (7) SENDER Figure 2 - Block diagram 1 SL2009 Characteristics Units SAWF driver stage Input operating range 30 - 50 MHz Input NF, referred to 2kΩ 4 dB OPIP3 4 dBV Gain 14 - 28 dB Input operating range 30 - 50 MHz Input NF, referred to 2 kΩ 6 dB OPIP3 8 dBV Gain 20 - 40 dB IF Amplifier stage Table 1 - Quick reference data Functional Description The SL2009 is an IF amplifier intended primarily for application in cable tuners, and requiring a minimum external component count to integrate the IF gain, AGC facility and level detect. different AGCBIAS conditions is contained in figure (4). See figures (5) and (6) for SAW amplifier input and output impedances respectively. IF amplifier section The pin allocation is contained in figure (1) and the block diagram in figure (2) SAWF driver stage In normal application the IF output of the tuner, which is typically in the region of 30-50 MHz, is interfaced to input preamplifier of the SAWF driver stage, which is optimised for both signal handling and NF referred to 2 kΩ. The input preamplifier interfaces with the variable gain stage, which is under control of the first AGC sender and provides for 14 dB of gain control. The typical gain characteristic is contained in figure (3). The AGC stage then interfaces with the output buffer amplifier, which presents a balanced 50 Ω drive to the IF SAW filter and offers high signal handling to minimise intermodulation distortions. The SAWF amplifier also incorporates a level detect block whose output AGCOUT, can be used to control the gain of the SAWF amplifier or other gain stages in front of the SL2009. This AGC characteristic can be set up by a "current set" resistor connected between the AGCBIAS input and Vee. The typical characteristic curve for AGC set, output level under 2 In normal application the output of the SAW filter is coupled differentially to the input preamplifier of the IF amplifier, which presents a differential 2 kΩ 3 pF load to the SAW filter and is optimised for both signal handling and NF. See figure (8) for IF amplifier input impedance. The input preamplifier, then interfaces with the variable gain stage which is under control of the second AGC sender and this provides for 20 dB of gain control. The typical AGC characteristic is contained in figure (7) The AGC output is then connected to the output driver stage, which presents a low differential output impedance, see figure (9) and is optimised for output signal handling. The typical key performance data at 5V Vcc and 25 deg C ambient are shown in the table entitled 'QUICK REFERENCE DATA'. SL2009 SAWF Driver AGC Slope, (Vcc = 5v, 25'C) 35 30 Gain (dB) 25 20 15 10 0 0.5 1 1.5 2 2.5 3.5 3 4 4.5 5 AGC Voltage (V) Figure 3 - Typical SAWF driver stage AGC characteristic Closed Loop SAWF Driver OP vs RAGC (Vcc = 5v, 25'C) 114 112 O/P Level (dBuV) 110 108 106 104 102 100 0 1 3 2 4 5 RAGC (Kohm) Figure 4 - AGCOUT characteristic versus AGCBIAS resistor 3 SL2009 CH1 S11 8 Feb 2001 16:27:29 Ω Ω 1 U FS PRm Cor Avg 16 Normalised to 2 K 1 1: 2.3 K - 56 2.3 K = 2.8 nF @ 1MHz 4 2: 1.2 K - 1.0 K = 1.2 K 4.4 pF @ 36 MHz 2 3 START 1.000 000 MHz STOP 100.000 000 MHz 3: 932 - 1.1 K 932 = 2.9 pF @ 50 MHz 4: 448 - 760 448 = 2.0 pF @100MHz Figure 5 - Typical SAWF driver input impedance, single-ended CH1 S11 1 U FS 1_: 132.01 Ω 9 Feb 2001 12:27:19 -1.5938 Ω 99.862 nF 1.000 000 MHz PRm Cor Avg 16 1 Normalised to 50 Ω 4 32 Ω Ω 2_: 121.2 -12.078 36MHZ Ω 3_: 117.25 50MHz Ω 4_: 110.06 -7.5742W 100MHz START 1.000 000 MHz STOP 100.000 000 MHz Figure 6 - Typical SAWF driver output impedance, single-ended 4 SL2009 IFAmp AGC Slope ( Vcc = 5v, 25'C) 50 40 Gain (dB) 30 20 10 0 -10 -20 0 1 2 3 4 5 AGC Voltage (V) Figure 7 - Typical IF amplifier stage AGC characteristic 5 SL2009 8 Feb 2001 16:19:58 CH1 S11 1 U FS Ω Ω PRm Cor Avg 16 1 Normalised to 2 K 1: 2.3 K - 60 2.38 K 2 4 START 3 = 2.6 nF @ 1MHz 2: 1.1 K - 1.2 K = 1.1 K 3.7 pF @ 36 MHz STOP 100.000 000 MH z 1.000 000 MHz 3: 736 - 1.08 K = 733 2.9 pF @ 50 MHz 4: 340 - 728 344 = 2.2 pF Figure 8 - Typical IF amplifier input impedance, single-ended CH1 S11 1 U FS 1_: 9.8564 9 Feb 2001 16:17:56 Ω114.26 m Ω17.66 nH 1.029 700 MHz PR m Cor 3 2 1 4 Normalised to 50 Ω Ω Ω 2_: 7.8931 6.0146 36MHZ Ω Ω 3_: 11.521 9.3154 50MHz Ω Ω 4_: 26.014 2.7539 100MHz START 1.000 000 MHz STOP 100.000 000 MHz Figure 9 - Typical IF amplifier output impedance, single-ended 6 SL2009 Electrical Characteristics Test conditions (unless otherwise stated) Tamb = -40˚ to 85˚C, Vee= 0V, VccIF = 5V+-5%, VccSAW =5V+-5% These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated. Characteristics Supply current pin min 3,16 Operating frequency typ max units 50 70 mA 50 MHz 30 Gain Flatness 1dB Conditions Pin (3) VccIF and pin (16) VccSAW are isolated on chip. Over specified output range. Excluding SAW filter contributions. 8MHz B/W. See note (4) SAWF driver Input impedance 10,11 Noise Figure 2 kΩ 3 pF 4 Variation in NF with gain adjust Output referred IP3 6 dB -1 dB/dB 3 dBV Gain Maximum Minimum 25.5 8.5 32 15 dB db Differential, see figure (5) Tamb=27˚C, referred to source impedance of 2 kΩ conversion gain set at 28 dB Over specified gain range, see note (1) and (4) Voltage conversion gain from 2 kΩ differential source to 1 kΩ//10 pF single-ended load, see note (4) Vagc1=1.5V Vagc1=3.5V AGC monotonic from Vee to Vcc. See Figure (3) Output impedance 14,15 50 Ω Output return loss 14,15 9 dB Output limiting 14,15 1.8 12 -110 110 µA Vee<=Vagc1<=Vcc -50 50 µA 1.5V<=Vagc1<=3.5V 350 µA Source and sink 3.5 V See note (3), max load current 50 µA AGC1 Leakage current AGCOUT charging current 13 150 AGCOUT voltage range 13 0.5 Vp-p 200 AGC output level set Single-ended, see figure (6) Single-ended into 1 kΩ // 10 pF load 3rd Harmonic of wanted output signal better than 10dBC. See figure (4) Table 2 - Electrical Characteristics 7 SL2009 Characteristics pin min typ max units Conditions IF amplifier Input impedance 1,2 Noise Figure 2 kΩ 3 pF 4 Variation in NF with gain adjust Output referred IP3 5,7 6 dB -1 dB/dB dBV With gains of 24dB and above, see note (2) 4 dBV With gains from 20dB to 24dB, see note (2) 38 Output impedance 5,7 Output limiting 5,7 1.8 4 -110 AGC2 leakage current Tamb=27˚C, referred to source impedance of 2 kΩ conversion gain set at 40 dB 5 Gain Maximum Minimum Differential, see figure (8) Voltage conversion gain from 2 kΩ differential source to 1 kΩ // 15 pF single-ended load, see figure (7) Vagc2=1.0V Vagc2=4.25V AGC monotonic from Vee to Vcc 20 dB dB 25 Ω Single-ended, see figure (9) Vp-p Single-ended into to 1 kΩ // 15 pF load. 3rd Harmonic of wanted output signal better than 10dBC. 110 µA Table 2 - Electrical Characteristics (continued) Notes: (1) (2) (3) (4) Two output tones at 104 dBµV within operating range Two output tones at 108 dBµV within operating range When controlling external AGC the current load on AGCOUT should be minimised For maximum performance, capacitive load should be resonated with appropriate inductance at chosen IF frequency. Absolute Maximum Ratings All voltages are referred to Vee at 0V, and VccIF=VccSAW 8 SL2009 Absolute Maximum Ratings All voltages are referred to Vee at 0V, and VccIF=VccSAW Characteristics min max units Supply voltage -0.3 7 V All I/O port DC offsets -0.3 Vcc+0.3 V Storage temperature -55 150 ˚C Junction temperature 150 ˚C Package thermal resistance, chip to case 32.2 ˚C Package thermal resistance, chip to ambient 108.1 ˚C/W Power consumption at 5.25V 368 mW ESD protection 2 kV conditions Mil-std 883B method 3015 cat1 Table 3 - Absolute Maximum Ratings 9 SL2009 F1 muRata SX-7168 Vcc 6 4 PL1 1 2 C1 10uF C2 100nF C3 100pF L1 1uH Power 1 3 2,5 R5 0R NF R6 0R NF R7 1K IC1 C9 470nF 1 R8 1K C10 470nF 2 Vcc 3 PL2 2 1 R9 4 470R 5 C11 10nF Link 6 7 SK3 SMA C16 L2 1uH R12 1K C12 15pF R15 C15 10pF SK2 SMA 8 470nF SK4 SMA IFIP VccSAW IFIPB SDriveOP VccIF SDriveOPB AGC2 IFOP Vee IFOPB Vee SL2009 AGCout AGC1 SDriveIP SDriveIPB AGCbias R14 0R NF R4 R3 0R NF 0R NF 1K Vcc 16 15 C8 470nF 14 C7 470nF 13 0R L4 1uH AGC select TP2 1 2 3 4 12 C6 11 10nF 10 R16 1K C14 10pF PL3 9 C5 C4 TP1 C17 470nF L3 1uH R13 1K C13 15pF 470nF 470nF R2 1K R1 1K SK1 SMA Figure 10 - Evaluation Board Schematic Figure 11 - Top Layout 10 SK5 SMA R17 Figure 12 - Bottom Layout For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink’s conditions of sale which are available on request. Purchase of Zarlink’s I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE