CML Microcircuits COMMUNICATION SEMICONDUCTORS CMX865 FSK Modem and DTMF Codec D/865/3 November 2005 Provisional Issue Features Applications • V.23 1200/75, 1200/1200, 75, 1200 bps FSK • Wireless Local Loops • Bell 202 1200/150, 1200/1200, 150, 1200 bps FSK • SMS Phones • Bell 103 300/300 bps FSK • Security Systems • Low Voice Falsing DTMF Decoder • Remote Utility Meter Reading • DTMF/Tones Transmit and Receive • Industrial Control Systems • Low Power - High Performance • Pay-Phones • Software and Hardware Compatible with CMX86x • Set-Top Boxes Family of Wireline Products 1. Brief Description The CMX865 is a multi-standard modem for use in telephone based information and telemetry systems. Control of the device is via a simple high speed serial bus, compatible with most types of µC serial interface. The data transmitted and received by the modem is also transferred over the same serial bus. On-chip programmable Tx and Rx USARTs are provided for use with asynchronous data and allow unformatted synchronous data to be received or transmitted as 8-bit words. A high-quality DTMF decoder with excellent immunity to falsing on voice and a standard DTMF encoder are included. Alternatively, these blocks can be used to transmit and detect user-specific, programmed single and dual-tone signals, call progress signals or modem calling and answering tones. Flexible line driver and receive hybrid circuits are integrated on chip, requiring only passive external components to build a 2 or 4-wire line interface. The device also features a Hook Switch Relay Drive output and a Ring Detector circuit which continues to function when the device is in the powersave mode, providing an interrupt which can be used to wake up the host µController when line voltage reversal or ringing is detected. The CMX865 operates from a single 3.0 to 3.6V supply over a temperature range of -40°C to +85°C and is available in a 24-pin SOIC package. © 2005 CML Microsystems Plc FSK Modem and DTMF Codec CMX865 CONTENTS Section Page 1. Brief Description ..................................................................................... 1 2. Block Diagram ......................................................................................... 3 3. Signal List ................................................................................................ 4 4. External Components............................................................................. 5 4.1 Ring Detector Interface ............................................................. 6 4.2 Line Interface.............................................................................. 7 5. General Description.............................................................................. 10 5.1 Tx USART.................................................................................. 11 5.2 FSK Modulator ......................................................................... 12 5.3 Tx Filter and Equaliser ............................................................ 12 5.4 DTMF/Tone Generator ............................................................. 12 5.5 Tx Level Control and Output Buffer....................................... 12 5.6 Rx DTMF/Tones Detectors ...................................................... 13 5.7 Rx Modem Filtering and Demodulation ................................. 14 5.8 Rx Modem Pattern Detectors.................................................. 14 5.9 Rx Data Register and USART ................................................. 15 5.10 C-BUS Interface........................................................................ 16 5.10.1 General Reset Command ........................................... 16 5.10.2 General Control Register ........................................... 18 5.10.3 Transmit Mode Register ............................................. 20 5.10.4 Receive Mode Register............................................... 23 5.10.5 Tx Data Register.......................................................... 25 5.10.6 Rx Data Register ......................................................... 25 5.10.7 Status Register............................................................ 26 5.10.8 Programming Register ............................................... 29 6. Application Notes ................................................................................. 32 7. Performance Specification................................................................... 33 7.1 Electrical Performance ............................................................ 33 7.1.1 Absolute Maximum Ratings....................................... 33 7.1.2 Operating Limits ......................................................... 33 7.1.3 Operating Characteristics.......................................... 34 7.2 Packaging ................................................................................. 41 It is always recommended that you check for the latest product datasheet version from the Datasheets page of the CML website: [www.cmlmicro.com]. © 2005 CML Microsystems Plc 2 D/865/3 FSK Modem and DTMF Codec 2. CMX865 Block Diagram Figure 1 Block Diagram © 2005 CML Microsystems Plc 3 D/865/3 FSK Modem and DTMF Codec 3. CMX865 Signal List CMX865D2 Signal Description Pin No. Name Type 1 XTALN O/P The output of the on-chip Xtal oscillator inverter. 2 XTAL/CLOCK I/P 3 RDRVN O/P 4, 8, 12, 17, 21 VSS Power The input to the oscillator inverter from the Xtal circuit or external clock source. Relay drive output, low resistance pull down to VSS when active and medium resistance pull up to VDD when inactive. The negative supply rail (ground). 5 RD I/P 6 RT BI 7, 16, 24 VDD Power 9 RXAFB O/P Schmitt trigger input to the Ring signal detector. Connect to VSS if Ring Detector not used. Open drain output and Schmitt trigger input forming part of the Ring signal detector. Connect to VDD if Ring Detector not used. The positive supply rail. Levels and thresholds within the device are proportional to this voltage. The output of the Rx Input Amplifier. 10 RXAN I/P The inverting input to the Rx Input Amplifier 11 RXA I/P The non-inverting input to the Rx Input Amplifier 13 VBIAS O/P 14 TXAN O/P Internally generated bias voltage of approximately VDD /2, except when the device is in ‘Powersave’ mode when VBIAS will discharge to VSS. Should be decoupled to VSS by a capacitor mounted close to the device pins. The inverted output of the Tx Output Buffer. 15 TXA O/P The non-inverted output of the Tx Output Buffer. 18 CSN I/P The C-BUS chip select input from the µC. 19 COMMAND DATA I/P The C-BUS serial data input from the µC. 20 SERIAL CLOCK I/P The C-BUS serial clock input from the µC. 22 REPLY DATA T/S 23 IRQN O/P A 3-state C-BUS serial data output to the µC. This output is high impedance when not sending data to the µC. A ‘wire-ORable’ output for connection to a µC Interrupt Request input. This output is pulled down to VSS when active and is high impedance when inactive. An external pullup resistor is required i.e. R1 of Figure 2. © 2005 CML Microsystems Plc 4 D/865/3 FSK Modem and DTMF Codec CMX865 Notes: I/P O/P BI T/S NC 4. = = = = = Input Output Bidirectional 3-state Output No Connection External Components R1 X1 C1, C2 C3, C4 C5 68kΩ 11.0592MHz or 12.288MHz 22pF 100nF 10uF Resistors ±5%, capacitors ±20% unless otherwise stated. Figure 2 Recommended External Components for a Typical Application This device is capable of detecting and decoding small amplitude signals. To achieve this, VDD and VBIAS should be decoupled and the receive path protected from extraneous in-band signals. It is recommended that the printed circuit board is laid out with a VSS ground plane in the CMX865 area to provide a low impedance connection between the VSS pins and the VDD and VBIAS decoupling capacitors. The VSS connections to the Xtal oscillator capacitors C1 and C2 should also be low impedance and preferably be part of the VSS ground plane to ensure reliable start up of the oscillator. For best results, an Xtal oscillator design should drive the clock inverter input with signal levels of at least 40% of VDD peak-to-peak. Tuning-fork Xtals generally cannot meet this requirement. To obtain Xtal oscillator design assistance, please consult your Xtal manufacturer. © 2005 CML Microsystems Plc 5 D/865/3 FSK Modem and DTMF Codec 4.1 CMX865 Ring Detector Interface Figure 3 shows how the CMX865 may be used to detect the large amplitude ringing signal voltage present on the 2-wire line at the start of an incoming telephone call. The ringing signal is usually applied at the subscriber's exchange as an ac voltage inserted in series with one of the telephone wires, and will pass through either C20 and R20 or C21 and R21 to appear at the top end of R22 (point X in Figure 3) in a rectified and attenuated form. The signal at point X is further attenuated by the potential divider formed by R22 and R23 before being applied to the CMX865 RD input. If the amplitude of the signal appearing at RD is greater than the input threshold (Vthi) of Schmitt trigger 'A' then the N transistor connected to RT will be turned on, pulling the voltage at RT to VSS by discharging the external capacitor C22. The output of the Schmitt trigger 'B' will then go high, setting b14 (Ring Detect) of the Status Register. The minimum amplitude ringing signal that is certain to be detected is: ( 0.7 + Vthi x [R20 + R22 + R23] / R23 ) x 0.707 Vrms where Vthi is the high-going threshold voltage of the Schmitt trigger A (see section 7.1). With R20-22 all 470kΩ as Figure 3, then setting R23 to 39kΩ will guarantee detection of ringing signals of 44Vrms and above for a nominal VDD of 3.3V. R20, 21, 22 R23 R24 C20, 21 C22 D1-4 470kΩ See text 470kΩ 0.1µF 0.33µF 1N4004 Resistors ±5%, capacitors ±20% Figure 3 Ringing Signal Detector Interface Circuit © 2005 CML Microsystems Plc 6 D/865/3 FSK Modem and DTMF Codec CMX865 If the time constant of R24 and C22 is large enough, then the voltage on RT will remain below the threshold of the 'B' Schmitt trigger for the duration of a ringing cycle. The time for the voltage on RT to charge from VSS towards VDD can be derived from the formula VRT = VDD x [1 - exp(-t/(R24 x C22)) ] As the Schmitt trigger high-going input threshold voltage (Vthi) has a minimum value of 0.56 x VDD, then the Schmitt trigger B output will remain high for a time of at least 0.821 x R24 x C22 following a pulse at RD. The values of R24 and C22 given in Figure 3 (470kΩ and 0.33µF) give a minimum RT charge time of 100 msec, which is adequate for ringing frequencies of 10Hz or above. Note that the circuit will also respond to a telephone line voltage reversal. If necessary the µC can distinguish between a ringing signal and a line voltage reversal by measuring the time that b14 of the Status Register (Ring Detect) is high. If the Ring Detect function is not used then pin RD should be connected to VSS and RT to VDD. 4.2 Line Interface A line interface circuit is needed to provide dc isolation and to terminate the line. Typical interface circuits are described below. 2-Wire Line Interface Figure 4a shows a simplified interface for use with a 600Ω 2-wire line. The complex line termination is provided by R13 and C10, high frequency noise is attenuated by C10 and C11, while R11 and R12 set the receive signal level into the modem. For clarity the 2-wire line protection circuits have not been shown. R11 R12 R13 See text 100kΩ 600Ω C3 C10 C11 See Figure 2 33nF 100pF Resistors ±5%, capacitors ±20% Figure 4a 2-Wire Line Interface Circuit © 2005 CML Microsystems Plc 7 D/865/3 FSK Modem and DTMF Codec CMX865 Resistor R13 is used to match the ac impedance of the interface to the line. With an ideal transformer this resistor would be equal to the desired impedance (e.g. 600Ω); however in practice with a real transformer, R13 should be set such that the interface as a whole presents the desired impedance. Line transformer manufacturers normally provide guidance in this regard. The transmit line signal level is determined by the voltage swing between the TXA and TXAN pins, less 6dB due to the line termination, and less the loss in the line coupling transformer. Allowing for 1dB loss in the transformer, then with the Tx Mode Register set for a Tx Level Control gain of 0dB the nominal transmit line levels will be: VDD = 3.3V -9.2dBm -9.2dBm -5.2 and –7.2 dBm Tx modem modes Single tone transmit mode DTMF transmit mode For a line impedance of 600Ω, 0dBm = 775mVrms. See also section 7.1.3 In the receive direction, the signal detection thresholds within the CMX865 are proportional to VDD and are affected by the Rx Gain Control gain setting in the Rx Mode Register. The signal level into the CMX865 is affected by the line coupling transformer loss and the values of R11 and R12 of Figure 4a. Assuming 1dB transformer loss, the Rx Gain Control programmed to 0dB and R12 = 100kΩ, then for correct operation (see section 7.1.3) the value of R11 should be equal to 500 / VDD kΩ i.e. 150kΩ at 3.3V. For best Rx performance it is recommended that the transformer coupling arrangement should provide at least 7dB trans-hybrid loss. This is achieved by minimising the amount of the transmitted signal presented to the receiver at RXAFB. A mis-match between the transformer impedance and R13 will result in a proportion of the transmitted signal being fed to the receiver op-amp circuit via R11. The effect of this can be significantly nulled by careful selection of the potential divider components R14 and R15 to provide a cancellation signal at RXA. (Note: with an ideal transformer, R13 would be set equal to the line impedance, and R14 would be set equal to R15. As an example, the following component values are appropriate for use with the MIDCOM 82111 line transformer: R11 R12 R13 © 2005 CML Microsystems Plc See text 100kΩ 392Ω C10 C11 8 33nF 100pF D/865/3 FSK Modem and DTMF Codec CMX865 4-Wire Line Interface Figure 4b shows a simplified interface for use with a 600Ω 4-wire line. The line terminations are provided by R10 and R13, the values of which are dependent on the choice of transformer: see notes above. High frequency noise is attenuated by C11 while R11 and R12 set the receive signal level into the modem. Transmit and receive line level settings and the value of R11 are as for the 2-wire circuit. R10, 13 R11 R12 See text See text 100kΩ C3 C11 C12 See Figure 2 100pF 33nF Resistors ±5%, capacitors ±20% Figure 4b 4-Wire Line Interface Circuit © 2005 CML Microsystems Plc 9 D/865/3 FSK Modem and DTMF Codec 5. CMX865 General Description The CMX865 transmit and receive operating modes are independently programmable. The transmit mode can be set to any one of the following: Bell 103 modem. 300bps FSK. V.23 modem. 1200 or 75bps FSK. Bell 202 modem. 1200 or 150bps FSK. DTMF transmit. Single tone transmit (from a range of modem calling, answer and other tone frequencies) User programmed tone or tone pair transmit (programmable frequencies and levels) Disabled. The receive mode can be set to any one of the following: Bell 103 modem. 300bps FSK. V.23 modem. 1200 or 75bps FSK. Bell 202 modem. 1200 or 150bps FSK. DTMF detect. 2100Hz and 2225Hz answer tone detect. Call progress signal detect. User programmed tone or tone pair detect. Disabled. The CMX865 may also be set into a powersave mode which disables all circuitry except for the C-BUS interface and the Ring Detector. © 2005 CML Microsystems Plc 10 D/865/3 FSK Modem and DTMF Codec 5.1 CMX865 Tx USART A flexible Tx USART is provided for all modem modes. It can be programmed to transmit continuous patterns, Start-Stop characters or Synchronous Data. In both Synchronous Data and Start-Stop modes the data to be transmitted is written by the µC into the 8bit C-BUS Tx Data Register from which it is transferred to the Tx Data Buffer. If Synchronous Data mode has been selected the 8 data bits in the Tx Data Buffer are transmitted serially, b0 being sent first. In Start-Stop mode a single Start bit is transmitted, followed by 5, 6, 7 or 8 data bits from the Tx Data Buffer - b0 first - followed by an optional Parity bit then - normally - one or two Stop bits. The Start, Parity and Stop bits are generated by the USART as determined by the Tx Mode Register settings and are not taken from the Tx Data Register. Figure 5a Tx USART Every time the contents of the C-BUS Tx Data Register are transferred to the Tx Data Buffer the Tx Data Ready flag bit of the Status Register is set to 1 to indicate that a new value should be loaded into the CBUS Tx Data Register. This flag bit is cleared to 0 when a new value is loaded into the Tx Data Register. Figure 5b Tx USART Function (Start-Stop mode, 8 Data Bits + Parity) If a new value is not loaded into the Tx Data Register in time for the next Tx Data Register to Tx Data Buffer transfer then the Status Register Tx Data Underflow bit will be set to 1. In this event the contents of the Tx Data Buffer will be re-transmitted if Synchronous Data mode has been selected, or if the Tx modem is in Start-Stop mode then a continuous Stop signal (1) will be transmitted until a new value is loaded into the Tx Data Register. In all modes the transmitted bit and baud rates are the nominal rates for the selected modem type, with an accuracy determined by the XTAL frequency accuracy. © 2005 CML Microsystems Plc 11 D/865/3 FSK Modem and DTMF Codec 5.2 CMX865 FSK Modulator Serial data from the USART is fed to the FSK modulator if V.23, Bell 103 or Bell 202 mode has been selected. The FSK modulator generates one of two frequencies according to the transmit mode and the value of current transmit data bit. 5.3 Tx Filter and Equaliser The FSK modulator output signal is fed through the Transmit Filter and Equaliser block which limits the out-of-band signal energy to acceptable limits. In 1200bps modem modes this block includes a fixed compromise line equaliser which is automatically set for the particular modulation type and frequency band being employed. This fixed compromise line equaliser may be enabled or disabled by b10 of the General Control Register. The amount of Tx equalisation provided compensates for one quarter of the relative amplitude and delay distortion of ETS Test Line 1 over the frequency band used. 5.4 DTMF/Tone Generator In DTMF/Tones mode this block generates DTMF signals or single or dual frequency tones. 5.5 Tx Level Control and Output Buffer The outputs (if present) of the Transmit Filter and DTMF/Tone Generator are summed then passed through the programmable Tx Level Control and Tx Output Buffer to the pins TXA and TXAN. The Tx Output Buffer has symmetrical outputs to provide sufficient line voltage swing at low values of VDD and to reduce harmonic distortion of the signal. © 2005 CML Microsystems Plc 12 D/865/3 FSK Modem and DTMF Codec 5.6 CMX865 Rx DTMF/Tones Detectors In Rx Tones Detect mode the received signal, after passing through the Rx Gain Control block, is fed to the DTMF / Tones / Call Progress / Answer Tone detector. The user may select any one of four separate detectors: The DTMF detector detects standard DTMF signals. A valid DTMF signal will set b5 of the Status Register to 1 for as long as the signal is detected. The programmable tone pair detector includes two separate tone detectors (see Figure 10). The first detector will set b6 of the Status Register for as long as a valid signal is detected, the second detector sets b7, and b10 of the Status Register will be set when both tones are detected. The call progress detector measures the amplitude of the signal at the output of a 275 - 665 Hz bandpass filter and sets b10 of the Status Register to 1 when the signal level exceeds the measurement threshold. 10 0 -10 -20 dB -30 -40 -50 -60 0 0.5 1 1.5 2 kHz 2.5 3 3.5 4 Figure 6a Response of Call Progress Filter The Answer Tone detector measures both amplitude and frequency of the received signal and sets b6 or b7 of the Status Register when a valid 2225Hz or 2100Hz signal is received. © 2005 CML Microsystems Plc 13 D/865/3 FSK Modem and DTMF Codec 5.7 CMX865 Rx Modem Filtering and Demodulation When the receive part of the CMX865 is operating as a modem, the received signal is fed to a bandpass filter to attenuate unwanted signals and to provide fixed compromise line equalisation for 1200bps modem modes. The characteristics of the bandpass filter and equaliser are determined by the chosen receive modem type and frequency band. The line equaliser may be enabled or disabled by b10 of the General Control Register and compensates for one quarter of the relative amplitude and delay distortion of ETS Test Line 1. The responses of these filters, including the line equaliser and the effect of external components used in Figures 4a and 4b, are shown in Figures 6b-c: dB 10 10 0 0 -10 -10 -20 -20 -30 dB -30 -40 -40 -50 -50 -60 -60 0 0.5 1 1.5 2 2.5 3 3.5 4 0 kHz 0.5 1 1.5 2 2.5 3 3.5 4 kHz Figure 6b Bell 103 Rx Filters Figure 6c V.23/Bell 202 Rx Filters The signal level at the output of the Receive Modem Filter and Equaliser is measured in the Modem Energy Detector block, compared to a threshold value, and the result controls b10 of the Status Register. The output of the Receive Modem Filter and Equaliser is also fed to the FSK demodulator. The FSK demodulator recognises individual frequencies as representing received ‘1’ or ‘0’ data bits: The FSK demodulator produces a serial data bit stream which is fed to the Rx pattern detector and USART block, see Figure 7a. The demodulator input is also monitored for continuous alternating 1s and 0s. 5.8 Rx Modem Pattern Detectors See Figure 7a. The 1010.. pattern detector will set b9 of the Status Register when 32 bits of alternating 1’s and 0’s have been received. The ‘Continuous 0’s’ detector sets b8 of the Status Register when 32 consecutive 0’s have been received. The ‘Continuous 1’s’ detector sets b7 of the Status Register when 32 consecutive 1’s have been received. All of these pattern detectors will hold the ‘detect’ output for 12 bit times after the end of the detected pattern unless the received bit rate or operating mode is changed, in which case the detectors are reset within 2 msec. © 2005 CML Microsystems Plc 14 D/865/3 FSK Modem and DTMF Codec 5.9 CMX865 Rx Data Register and USART A flexible Rx USART is provided for all modem modes. It can be programmed to treat the received data bit stream as Synchronous data or as Start-Stop characters. In Synchronous mode the received data bits are all fed into the Rx Data Buffer which is copied into the C-BUS Rx Data Register after every 8 bits. In Start-Stop mode the USART Control logic looks for the start of each character, then feeds only the required number of data bits (not parity) into the Rx Data Buffer. The parity bit (if used) and the presence of a Stop bit are then checked and the data bits in the Rx Data Buffer copied to the C-BUS Rx Data Register. Figure 7a Rx Modem Data Paths Whenever a new character is copied into the C-BUS Rx Data Register, the Rx Data Ready flag bit of the Status Register is set to ‘1’ to prompt the µC to read the new data and, in Start-Stop mode, the Even Rx Parity flag bit of the Status Register is updated. In Start-Stop mode, if the Stop bit is missing (received as a ‘0’ instead of a ‘1’) the received character will still be placed into the Rx Data Register and the Rx Data Ready flag bit set, but the Status Register Rx Framing Error bit will also be set to ‘1’ and the USART will re-synchronise onto the next ‘1’ – ‘0’ (Stop – Start) transition. The Rx Framing Error bit will remain set until the next character has been received. Figure 7b Rx USART Function (Start-Stop mode, 8 Data Bits + Parity) © 2005 CML Microsystems Plc 15 D/865/3 FSK Modem and DTMF Codec CMX865 If the µC has not read the previous data from the Rx Data Register by the time that new data is copied to it from the Rx Data Buffer then the Rx Data Overflow flag bit of the Status Register will be set to 1. The Rx Data Ready flag and Rx Data Overflow bits are cleared to 0 when the Rx Data Register is read by the µC. A received character which has all bits ‘0’, including the Stop and any Parity bits, will always cause the Rx Framing Error bit to be set and the USART to re-synchronise onto the next ‘1’ – ‘0’ transition. Additionally the received Continuous 0s detector will respond when more than 2M + 3 consecutive ‘0’s are received, where ‘M’ is the selected total number of bits per character including Stop and any Parity bits. 5.10 C-BUS Interface This block provides for the transfer of data and control or status information between the CMX865’s internal registers and the µC over the C-BUS serial bus. Each transaction consists of a single Register Address byte sent from the µC which may be followed by a one or more data byte(s) sent from the µC to be written into one of the CMX865’s Write Only Registers, or a one or more byte(s) of data read out from one of the CMX865’s Read Only Registers, as illustrated in Figure 8. Data sent from the µC on the Command Data line is clocked into the CMX865 on the rising edge of the Serial Clock input. Reply Data sent from the CMX865 to the µC is valid when the Serial Clock is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is compatible with most common µC serial interfaces and may also be easily implemented with general purpose µC I/O pins controlled by a simple software routine. Figure 13 gives detailed C-BUS timing requirements. The following C-BUS addresses and registers are used by the CMX865: General Reset Command (address only, no data). General Control Register, 16-bit write only. Transmit Mode Register, 16-bit write-only. Receive Mode Register, 16-bit write-only. Transmit Data Register, 8-bit write only. Receive Data Register, 8-bit read-only. Status Register, 16-bit read-only. Programming Register, 16-bit write-only. Address $01 Address $E0 Address $E1 Address $E2 Address $E3 Address $E5 Address $E6 Address $E8 Note: The C-BUS addresses $E9, $EA and $EB are allocated for production testing and should not be accessed in normal operation. 5.10.1 General Reset Command General Reset Command (no data) C-BUS address $01 This command resets the device and clears all bits of the General Control, Transmit Mode and Receive Mode Registers and b15 and b13-0 of the Status Register. Whenever power is applied to the CMX865, a General Reset command should be sent to the device, after which the General Control Register should be set as required. © 2005 CML Microsystems Plc 16 D/865/3 FSK Modem and DTMF Codec CMX865 Figure 8 C-BUS Transactions © 2005 CML Microsystems Plc 17 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.2 General Control Register General Control Register: 16-bit write-only. C-BUS address $E0 This register controls general features of the CMX865 such as the Powersave and Loopback modes, the IRQ mask bits and the Relay Drive output. It also allows the fixed compromise equalisers in the Tx and Rx signal paths to be disabled if desired, and sets the internal clock dividers to use either a 11.0592 or a 12.288 MHz XTAL frequency. All bits of this register are cleared to 0 by a General Reset command. Bit: 15 0 14 13 TXA TXAN off off 12 11 10 9 8 7 6 Xtal freq LB Equ Rly drv Pwr Rst Irqn en 5 4 3 2 1 0 IRQ Mask Bits General Control Register b15: Reserved, set to 0 General Control Register b14: Disconnect TXA Output This bit allows the TXA output to be disconnected and set to high impedance. b14 = 1 b14 = 0 TXA output disconnected. TXA output connected (normal modem operation). General Control Register b13: Disconnect TXAN Output This bit allows the TXAN output to be disconnected and set to high impedance. b13 = 1 b13 = 0 TXAN output disconnected. TXAN output connected (normal modem operation). General Control Register b12: Xtal Frequency This bit should be set according to the Xtal frequency. b12 = 1 b12 = 0 11.0592MHz 12.2880MHz General Control Register b11: Analogue Loopback Test Mode This bit controls the analogue loopback test mode. Note that in loopback test mode both Transmit and Receive Mode Registers should be set to the same modem type and band or bit rate. b11 = 1 b11 = 0 Local analogue loopback mode enabled No loopback (normal modem operation) General Control Register b10: Tx and Rx Fixed Compromise Equalisers This bit allows the Tx and Rx fixed compromise equalisers in the modem transmit and receive filter blocks to be disabled. b10 = 1 b10 = 0 Disable equalisers Enable equalisers (1200bps modem modes) General Control Register b9: Relay Drive This bit directly controls the RDRVN output pin. b9 = 1 b9 = 0 © 2005 CML Microsystems Plc RDRVN output pin pulled to VSS RDRVN output pin pulled to VDD 18 D/865/3 FSK Modem and DTMF Codec CMX865 General Control Register b8: Powerup This bit controls the internal power supply to most of the internal circuits, including the Xtal oscillator and VBIAS supply. Note that the General Reset command clears this bit, putting the device into Powersave mode. b8 = 1 b8 = 0 Device powered up normally Powersave mode (all circuits except Ring Detect, RDRVN and C-BUS interface disabled) When the power is first applied to the device, the following powerup procedure should be followed to ensure correct operation. i. ii. iii. iv. Power is applied to the device Issue a General Reset command Write to the General Control Register (address $E0) setting both the Powerup bit (b8) and the Reset bit (b7) to 1 – leave in this state for a minimum of 20ms – it is required that the crystal initially runs for this time in order to clock the internal logic into a defined state. The device is now powered up, with the crystal and VBIAS supply operating, but is otherwise not running any transmit or receive functions. The device is now ready to be programmed as and when required. Examples: • A General Reset command could be issued to clear all the registers and therefore powersave the device. • The Reset bit in the General Control Register could be set to 0 as part of a routine to program all the relevant registers for setting up a particular operating mode. When the device is switched from Powersave mode to normal operation by setting the Powerup bit to 1, the Reset bit should also be set to 1 and should be held at 1 for 20ms while the internal circuits, Xtal oscillator and VBIAS stabilise before starting to use the transmitter or receiver. General Control Register b7: Reset Setting this bit to 1 resets the CMX865’s internal circuitry, clearing all bits of the Transmit and Receive Mode Registers and b13-0 of the Status Register. b7 = 1 b7 = 0 Internal circuitry in a reset condition. Normal operation General Control Register b6: IRQNEN (IRQN O/P Enable) Setting this bit to 1 enables the IRQN output pin. b6 = 1 b6 = 0 IRQN pin driven low (to VSS) if the IRQ bit of the Status Register = 1 IRQN pin disabled (high impedance) General Control Register b5-0: IRQ Mask Bits These bits affect the operation of the IRQ bit of the Status Register as described in section 5.10.7 © 2005 CML Microsystems Plc 19 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.3 Transmit Mode Register Transmit Mode Register: 16-bit write-only. C-BUS address $E1 This register controls the CMX865 transmit signal type and level. All bits of this register are cleared to 0 by a General Reset command, or when b7 (Reset) of the General Control Register is 1. Bit: 15 0 14 13 12 11 Tx mode = modem Tx mode = DTMF/Tones Tx mode = Disabled 0 0 10 9 8 7 6 5 Tx level 0 0 0 0 Tx level 0 DTMF Twist 4 3 2 1 0 Start-stop / # data bits / synch data synch data source DTMF or Tone select Set to 0000 0000 0000 Tx Mode Register b15: Reserved, set to 0 Tx Mode Register b14-12: Tx Mode These three bits select the transmit operating mode. b14 b13 b12 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 Bell 103 300bps FSK “ V.23 FSK “ Bell 202 FSK “ DTMF / Tones Transmitter disabled High band (Answering modem) Low band (Calling modem) 1200bps 75bps 1200bps 150bps Tx Mode Register b11-9: Tx Level These three bits set the gain of the Tx Level Control block. b11 b10 b9 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 0dB -1.5dB -3.0dB -4.5dB -6.0dB -7.5dB -9.0dB -10.5dB Tx Mode Register b8: Reserved, set to 0 © 2005 CML Microsystems Plc 20 D/865/3 FSK Modem and DTMF Codec CMX865 Tx Mode Register b7-5: DTMF Twist (Tx DTMF Mode) These three bits allow for adjustment of the DTMF twist to compensate for the frequency response of different external circuits. The device varies the twist by making changes to the upper tone-group levels. Note that the twist cannot be adjusted mid-tone. b7 0 0 0 0 1 1 1 1 b5 b6 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 +2.0dB twist (normal setting when external response is flat) +1.0dB twist +1.5dB twist +2.5dB twist (do not use in conjunction with the 0dB Tx level setting) +3.0dB twist (do not use in conjunction with the 0dB Tx level setting) +3.5dB twist (do not use in conjunction with the 0dB Tx level setting) +4.0dB twist (do not use in conjunction with the 0dB Tx level setting) +4.5dB twist (do not use in conjunction with the 0dB Tx level setting) Tx Mode Register b4-3: Tx Data Format (Tx Modem Modes) These two bits select Synchronous or Start-stop mode and the addition of a parity bit to transmitted characters in the Start-stop mode. b4 1 1 0 0 b3 1 0 1 0 Tx Synchronous mode Tx Start-stop mode, no parity Tx Start-stop mode, even parity bit added to data bits Tx Start-stop mode, odd parity bit added to data bits Tx Mode Register b2-0: Tx Data and Stop Bits (Tx Start-Stop Modes) In Tx Start-stop mode these three bits select the number of Tx data and stop bits. b2 1 1 1 1 0 0 0 0 b1 1 1 0 0 1 1 0 0 b0 1 0 1 0 1 0 1 0 8 data bits, 2 stop bits 8 data bits, 1 stop bit 7 data bits, 2 stop bits 7 data bits, 1 stop bit 6 data bits, 2 stop bits 6 data bits, 1 stop bit 5 data bits, 2 stop bits 5 data bits, 1 stop bit Tx Mode Register b2-0: Tx Data Source (Tx Synchronous Mode) In Tx Synchronous mode (b4-3 = 11) these three bits select the source of the data fed to the Tx FSK modulator. b2 1 0 0 0 b1 x 1 1 0 © 2005 CML Microsystems Plc b0 x 1 0 x Data bytes from Tx Data Buffer Continuous 1s Continuous 0s Continuous alternating 1s and 0s 21 D/865/3 FSK Modem and DTMF Codec CMX865 Tx Mode Register b3-0: DTMF/Tones Mode If DTMF/Tones transmit mode has been selected (Tx Mode Register b14-12 = 001), then b7-5 should be set to 000 and b4-0 will select a DTMF signal, a fixed tone or one of four programmed tones or tone pairs for transmission. b4 = 0: Tx fixed tone or programmed tone pair b3 b2 b1 b0 Tone frequency (Hz) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 No tone 697 770 852 941 1209 1336 1477 1633 1300 2100 2225 Tone pair TA Tone pair TB Tone pair TC Tone pair TD (Calling tone) (Answer tone) (Answer tone) Programmed Tx tone or tone pair, see 5.10.8 “ “ “ b4 = 1: Tx DTMF b3 b2 b1 b0 Low frequency (Hz) High frequency (Hz) Keypad symbol 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 941 697 697 697 770 770 770 852 852 852 941 941 941 697 770 852 1633 1209 1336 1477 1209 1336 1477 1209 1336 1477 1336 1209 1477 1633 1633 1633 D 1 2 3 4 5 6 7 8 9 0 * # A B C © 2005 CML Microsystems Plc 22 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.4 Receive Mode Register Receive Mode Register: 16-bit write-only. C-BUS address $E2 This register controls the CMX865 receive signal type and level. All bits of this register are cleared to 0 by a General Reset command, or when b7 (Reset) of the General Control Register is 1. Bit: 15 0 14 13 12 Rx mode = Modem Rx mode = Tones detect Rx mode = Disabled 0 0 11 10 9 Rx level 8 7 6 5 0 0 0 Start-stop/Synch Rx level 4 3 2 1 0 No. of bits and parity DTMF/Tones/Call Progress select Set to 0000 0000 0000 Rx Mode Register b15: Reserved, set to 0 Rx Mode Register b14-12: Rx Mode These three bits select the receive operating mode. b14 b13 b12 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 Bell 103 300bps FSK “ V.23 FSK “ Bell 202 FSK “ Tones detect Receiver disabled High band (Calling modem) Low band (Answering modem) 1200bps 75bps 1200bps 150bps Rx Mode Register b11-9: Rx Level These three bits set the gain of the Rx Gain Control block. b11 b10 b9 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 © 2005 CML Microsystems Plc 0dB -1.5dB -3.0dB -4.5dB -6.0dB -7.5dB -9.0dB -10.5dB 23 D/865/3 FSK Modem and DTMF Codec CMX865 Rx Mode Register b5-3: Rx USART Setting (Rx Modem Modes) These three bits select the Rx USART operating mode. b5 1 1 1 0 b4 1 1 0 x b3 1 0 x x Rx Synchronous mode Rx Start-stop mode Reserved Rx USART function disabled Rx Mode Register b2-0: Rx Data Bits and Parity (Rx Start-Stop Modes) In Rx Start-stop mode these three bits select the number of data bits (plus any parity bit) in each received character. These bits are ignored in Rx Synchronous mode. b2 1 1 1 1 0 0 0 0 b1 1 1 0 0 1 1 0 0 b0 1 0 1 0 1 0 1 0 8 data bits + parity 8 data bits 7 data bits + parity 7 data bits 6 data bits + parity 6 data bits 5 data bits + parity 5 data bits Rx Mode Register b2-0: Tones Detect Mode In Tones Detect Mode (Rx Mode Register b14-12 = 001) b8-3 should be set to 000000. These three bits select the detector type. b2 1 0 0 0 0 b1 0 1 1 0 0 © 2005 CML Microsystems Plc b0 0 1 0 1 0 Programmable Tone Pair Detect Call Progress Detect 2100Hz, 2225Hz Answer Tone Detect DTMF Detect Disabled 24 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.5 Tx Data Register Tx Data Register: 8-bit write-only. Bit: 7 6 5 4 3 C-BUS address $E3 2 1 0 Data bits to be transmitted In Tx Synchronous mode, this register contains the next 8 data bits to be transmitted. b0 is transmitted first. In Tx Start-Stop mode, the specified number of data bits will be transmitted from this register (b0 first). A Start bit, a Parity bit (if required) and Stop bit(s) will be added automatically. This register should only be written to when the Tx Data Ready bit of the Status Register is 1. 5.10.6 Rx Data Register Rx Data Register: 8-bit read-only. Bit: 7 6 5 4 3 C-BUS address $E5 2 1 0 Received data bits In Rx synchronous mode, this register contains 8 received data bits, b0 of the register holding the earliest received bit, b7 the latest. In Rx Start-Stop mode, this register contains the specified number of data bits from a received character, b0 holding the first received bit. © 2005 CML Microsystems Plc 25 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.7 Status Register Status Register: 16-bit read-only. C-BUS address $E6 All the bits of this register (except b15-14) are cleared to 0 by a General Reset command, or when b7 (Reset) of the General Control Register is 1. Bit: 15 14 13 IRQ RD PF 12 11 10 9 8 7 6 5 4 3 2 1 0 See below for uses of these bits The meanings of the Status Register b12-0 depend on whether the receive circuitry is in Modem or Tones Detect mode. Status Register bits: Rx Modem modes b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 Rx Tones Detect modes IRQ Set to 1 on Ring Detect Programming Flag bit. See 5.10.8 Set to 1 on Tx data ready. Cleared by write to Tx Data Register Set to 1 on Tx data underflow. Cleared by write to Tx Data Register 1 when energy is detected in Rx 1 when energy is detected in Call modem signal band Progress band or when both programmable tones are detected 1 when ‘1010..’ pattern is detected 0 1 when continuous 0s detected 0 1 when continuous 1s detected 1 when 2100Hz answer tone or the second programmed tone is detected Set to 1 on Rx data ready. Cleared 1 when 2225Hz answer tone or the by read from Rx Data Register first programmed tone is detected Set to 1 on Rx data overflow. 1 when DTMF code is detected Cleared by read from Rx Data Register Set to 1 on Rx framing error 0 Set to 1 on even Rx parity Rx DTMF code b3, see table 0 Rx DTMF code b2 0 Rx DTMF code b1 FSK frequency demodulator output Rx DTMF code b0 ** IRQ Mask bit b5 b4 b3 b3 b2 b1 b1 b1 b0 b0 - Notes: ** This column shows the corresponding IRQ Mask bits in the General Control Register. A 0-to-1 transition on any of the Status Register b14-5 will cause the IRQ b15 to be set to 1 if the corresponding IRQ Mask bit is 1. The IRQ bit is cleared by a read of the Status Register or a General Reset command or by setting b7 or b8 of the General Control Register to 1. The operation of the data demodulator and pattern detector circuits within the CMX865 does not depend on the state of the Rx energy detect function. © 2005 CML Microsystems Plc 26 D/865/3 FSK Modem and DTMF Codec CMX865 Figure 9a Operation of Status Register b10-5 The IRQN output pin will be pulled low (to VSS) when the IRQ bit of the Status Register and the IRQNEN b6 of the General Control Register are both 1. Changes to Status Register bits caused by a change of Tx or Rx operating mode can take up to 150µs to take effect. In powersave mode or when the reset bit of the General Control Register is 1, the Ring Detect bit continues to operate. In Rx modem modes b2-1 will be zero and b0 will show the output of the frequency demodulator, updated at 8 times the nominal data rate. Figure 9b Operation of Status Register in DTMF Rx Mode © 2005 CML Microsystems Plc 27 D/865/3 FSK Modem and DTMF Codec CMX865 b3 b2 b1 b0 Low frequency (Hz) High frequency (Hz) Keypad symbol 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 941 697 697 697 770 770 770 852 852 852 941 941 941 697 770 852 1633 1209 1336 1477 1209 1336 1477 1209 1336 1477 1336 1209 1477 1633 1633 1633 D 1 2 3 4 5 6 7 8 9 0 * # A B C Received DTMF Code: Status Register b3-0 © 2005 CML Microsystems Plc 28 D/865/3 FSK Modem and DTMF Codec CMX865 5.10.8 Programming Register Programming Register : 16-bit write-only. C-BUS address $E8 This register is used to program the transmit and receive programmed tone pairs by writing appropriate values to RAM locations within the CMX865. Note that these RAM locations are cleared by Powersave or Reset. The Programming Register should only be written to when the Programming Flag bit (b13) of the Status Register is 1. The act of writing to the Programming Register clears the Programming Flag bit. When the programming action has been completed (normally within 150µs) the CMX865 will set the bit back to 1. When programming Transmit or Receive Tone Pairs, do not change the Transmit or Receive Mode Registers until programming is complete and the Programming Flag bit has returned to 1. Transmit Tone Pair Programming 4 transmit tone pairs (TA to TD) can be programmed. The frequency (max 3.4kHz) and level must be entered for each tone to be used. Single tones are programmed by setting both level and frequency values to zero for one of the pair. Programming is done by writing a sequence of up to seventeen 16-bit words to the Programming Register. The first word should be 32768 (8000 hex), the following 16-bit words set the frequencies and levels and are in the range 0 to 16383 (0-3FFF hex) Word 1 2 3 4 5 6 7 ----16 17 Tone Pair TA TA TA TA TB TB ----TD TD Value written 32768 Tone 1 frequency Tone 1 level Tone 2 frequency Tone 2 level Tone 1 frequency Tone 1 level ------------------Tone 2 frequency Tone 2 level The frequency values to be entered are calculated from the formula: Value to be entered = desired frequency (Hz) * 3.414 i.e. for 1kHz the value to be entered is 3414 (or 0D56 in Hex). The level values to be entered are calculated from the formula: Value to be entered = desired Vrms * 93780 / VDD i.e. for 0.5Vrms at VDD = 3.3V, the value to be entered is 14209 (3781 in Hex) Note that allowance should be made for the transmit signal filtering in the CMX865 which attenuates the output signal for frequencies above 2kHz by 0.25dB at 2.5kHz, by 1dB at 3kHz and by 2.2dB at 3.4kHz. © 2005 CML Microsystems Plc 29 D/865/3 FSK Modem and DTMF Codec CMX865 On powerup or after a reset, the tone pairs TA-TC are set to notone, and TD set to generate 2130Hz + 2750Hz at approximately –20dBm each. Receive Tone Pair Programming The programmable tone pair detector is implemented as shown in Figure 10a. The filters are 4th order IIR sections. The frequency detectors measure the time taken for a programmable number of complete input signal cycles, and compare this time against programmable upper and lower limits. Figure 10a Programmable Tone Detectors Figure 10b Filter Implementation Programming is done by writing a sequence of twenty-seven 16-bit words to the Programming Register. The first word should be 32769 (8001 hex), the following twenty-six 16-bit words set the frequencies and levels and are in the range 0 to 32767 (0000-7FFF hex). Word 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Value written 32769 Filter #1 coefficient b21 Filter #1 coefficient b11 Filter #1 coefficient b01 Filter #1 coefficient a21 Filter #1 coefficient a11 Filter #1 coefficient b22 Filter #1 coefficient b12 Filter #1 coefficient b02 Filter #1 coefficient a22 Filter #1 coefficient a12 Freq measurement #1 ncycles Freq measurement #1 mintime Freq measurement #1 maxtime © 2005 CML Microsystems Plc Word 15 16 17 18 19 20 21 22 23 24 25 26 27 30 Value written Filter #2 coefficient b21 Filter #2 coefficient b11 Filter #2 coefficient b01 Filter #2 coefficient a21 Filter #2 coefficient a11 Filter #2 coefficient b22 Filter #2 coefficient b12 Filter #2 coefficient b02 Filter #2 coefficient a22 Filter #2 coefficient a12 Freq measurement #2 ncycles Freq measurement #2 mintime Freq measurement #2 maxtime D/865/3 FSK Modem and DTMF Codec CMX865 The coefficients are entered as 15-bit signed (two’s complement) integer values (the most significant bit of the 16-bit word entered should be zero) calculated as 8192 * coefficient value from the user’s filter design program (i.e. this allows for filter design values of -1.9999 to +1.9999). The design of the IIR filters should make allowance for the fixed receive signal filtering in the CMX865 which has a low pass characteristic above 1.5kHz of 0.4dB at 2kHz, 1.2dB at 2.5kHz, 2.6dB at 3kHz and 4.1dB at 3.4kHz. ‘ncycles’ is the number of signal cycles for the frequency measurement. ‘mintime’ is the smallest acceptable time for ncycles of the input signal expressed as the number of 9.6kHz timer clocks. i.e. ‘mintime’ = 9600 * ncycles / high frequency limit ‘maxtime’ is the highest acceptable time for ncycles of the input signal expressed as the number of 9.6kHz timer clocks. i.e. ‘maxtime’ = 9600 * ncycles / low frequency limit The level detectors include hysteresis. The threshold levels - measured at the 2 or 4-wire line with unity gain filters, using the line interface circuits described in section 4.2, 1.0dB line coupling transformer loss and with the Rx Gain Control block set to 0dB - are nominally: ‘Off’ to ‘On’ -44.5dBm ‘On’ to ‘Off’ -47.0dBm Note that if any changes are made to the programmed values while the CMX865 is running in Programmed Tone Detect mode they will not take effect until the CMX865 is next switched into Programmed Tone Detect mode. On powerup or after a reset, the programmable tone pair detector is set to act as a simple 2130Hz + 2750Hz detector. © 2005 CML Microsystems Plc 31 D/865/3 FSK Modem and DTMF Codec 6. CMX865 Application Notes DAA designs, application notes, FAQs and other design resources can be found on the CML website. © 2005 CML Microsystems Plc 32 D/865/3 FSK Modem and DTMF Codec 7. Performance Specification 7.1 Electrical Performance 7.1.1 Absolute Maximum Ratings CMX865 Exceeding these maximum ratings can result in damage to the device. Min. -0.3 -0.3 -50 Supply (VDD - VSS) Voltage on any pin to VSS Current into or out of VDD and VSS pins Current into RDRVN pin (RDRVN pin low) Current into or out of any other pin -20 D2 Package Total Allowable Power Dissipation at Tamb = 25°C ... Derating Storage Temperature Operating Temperature 7.1.2 Min. -55 -40 Max. 4.5 VDD + 0.3 +50 +50 +20 Units V V mA mA mA Max. 1000 13 +125 +85 Units mW mW/°C °C °C Max. 3.6 +85 Units V °C Operating Limits Correct operation of the device outside these limits is not implied. Notes Supply (VDD - VSS) Operating Temperature © 2005 CML Microsystems Plc 33 Min. 3.0 -40 D/865/3 FSK Modem and DTMF Codec 7.1.3 CMX865 Operating Characteristics For the following conditions unless otherwise specified: VDD = 3.0V to 3.6V at Tamb = -40 to +85°C, Xtal Frequency = 11.0592 or 12.288MHz ± 0.01% (100ppm) 0dBm corresponds to 775mVrms. DC Parameters IDD (Powersave mode) (Reset but not powersave, VDD = 3.3V) (Running, VDD = 3.3V) Logic '1' Input Level Logic '0' Input Level Logic Input Leakage Current (Vin = 0 to VDD), (excluding XTAL/CLOCK input) Output Logic '1' Level (lOH = 2 mA) Output Logic '0' Level (lOL = -3 mA) IRQN O/P 'Off' State Current (Vout = VDD) RD and RT pin Schmitt trigger input high-going threshold (Vthi) (see Figure 11) RD and RT pin Schmitt trigger input low-going threshold (Vtlo) (see Figure 11) RDRVN ‘ON’ resistance to VSS (VDD= 3.3V) RDRVN ‘OFF’ resistance to VDD (VDD= 3.3V) Notes: Notes 1, 2 1, 3 1 4 4 Min. 70% -1.0 Typ. 2.0 2.0 3.5 - Max. 4.0 7.0 30% +1.0 Units µA mA mA VDD VDD µA 80% 0.56VDD - VDD V µA V 0.44VDD - 0.6V - - 0.4 1.0 0.56VDD + 0.6V 0.44VDD 50 1300 70 3000 Ω Ω V 1. At 25°C, not including any current drawn from the CMX865 pins by external circuitry other than X1, C1 and C2. 2. All logic inputs at VSS except for RT and CSN inputs which are at VDD. 3. General Mode Register b8-7 set to 11. 4. Excluding RD and RT pins. 3.5 3 2.5 2 Vin 1.5 1 Vthi 0.5 Vtlo 0 2.5 3 3.5 4 4.5 5 5.5 Vdd Figure 11 Typical Schmitt Trigger Input Voltage Thresholds vs. VDD XTAL/CLOCK Input (timings for an external clock input) 'High' Pulse Width 'Low' Pulse Width © 2005 CML Microsystems Plc Notes 34 Min. Typ. Max. Units 30 30 - - ns ns D/865/3 FSK Modem and DTMF Codec CMX865 Transmit Bell 103 FSK Mode Baud rate Mark (logical 1) frequency, high band Space (logical 0) frequency, high band Mark (logical 1) frequency, low band Space (logical 0) frequency, low band Notes 5 Min. 2222 2022 1268 1068 Typ. 300 2225 2025 1270 1070 Max. 2228 2028 1272 1072 Units Baud Hz Hz Hz Hz Transmit V.23 FSK Mode Baud rate Mark (logical 1) frequency, 1200 baud Space (logical 0) frequency, 1200 baud Mark (logical 1) frequency, 75 baud Space (logical 0) frequency, 75 baud Notes 5 Min. 1298 2097 389 449 Typ. 1200/75 1300 2100 390 450 Max. 1302 2103 391 451 Units Baud Hz Hz Hz Hz Transmit Bell 202 FSK Mode Baud rate Mark (logical 1) frequency, 1200 baud Space (logical 0) frequency, 1200 baud Mark (logical 1) frequency, 150 baud Space (logical 0) frequency, 150 baud Notes 5 Min. 1198 2197 386 486 Typ. 1200/150 1200 2200 387 487 Max. 1202 2203 388 488 Units Baud Hz Hz Hz Hz DTMF/Single Tone Transmit Tone frequency accuracy Distortion Notes Min. -0.2 - Typ. 1.0 Max. +0.2 2.0 Units % % Notes: 6 5. Tx signal % baud or bit rate accuracy is the same as XTAL/CLOCK % frequency accuracy. 6. Measured between TXA and TXAN pins with Tx Level Control gain set to 0dB, 1k2Ω load between TXA and TXAN, at VDD = 3.3V (levels are proportional to VDD - see section 4.2). Level measurements for all modem modes are performed with random transmitted data. 0dBm = 775mVrms. © 2005 CML Microsystems Plc 35 D/865/3 FSK Modem and DTMF Codec CMX865 Transmit Output Level Modem and Single Tone modes DTMF mode, Low Group tones DTMF twist (level of high group tones wrt low group) setting accuracy Tx output buffer gain control accuracy Notes 6 6 Min. -3.2 -1.2 Typ. -2.2 -0.2 Max. -1.2 + 0.8 Units dBm dBm 6 6 -1.0 -0.25 - +1.0 +0.25 dB dB 0 -10 Bell 202 -20 -30 dBm -40 -50 -60 -70 10 100 1000 10000 100000 Hz Figure 12 Maximum Out of Band Tx Line Energy Limits (see note 7) Notes: 7. Measured on the 2 or 4-wire line using the line interface circuits described in section 4.2 with the Tx line signal level set to –9.2dBm for FSK or single tones, -5.2dBm and – 7.2dBm for DTMF tones. Excludes any distortion due to external components such as the line coupling transformer. © 2005 CML Microsystems Plc 36 D/865/3 FSK Modem and DTMF Codec CMX865 Receive Bell 103 FSK Mode Acceptable baud rate Mark (logical 1) frequency, high band Space (logical 0) frequency, high band Mark (logical 1) frequency, low band Space (logical 0) frequency, low band Notes Min. 297 2213 2013 1258 1058 Typ. 300 2225 2025 1270 1070 Max. 303 2237 2037 1282 1082 Units Baud Hz Hz Hz Hz Receive V.23 FSK Mode 1200 baud Acceptable baud rate Mark (logical 1) frequency Space (logical 0) frequency 75 baud Acceptable baud rate Mark (logical 1) frequency Space (logical 0) frequency Notes Min. Typ. Max. Units 1188 1280 2080 1200 1300 2100 1212 1320 2120 Baud Hz Hz 74 382 442 75 390 450 76 398 458 Baud Hz Hz Receive Bell 202 FSK Mode 1200 baud Acceptable baud rate Mark (logical 1) frequency Space (logical 0) frequency 150 baud Acceptable baud rate Mark (logical 1) frequency Space (logical 0) frequency Notes Min. Typ. Max. Units 1188 1180 2180 1200 1200 2200 1212 1220 2220 Baud Hz Hz 148 377 477 150 387 487 152 397 497 Baud Hz Hz Rx Modem Signal Signal level Signal to Noise Ratio (noise flat 300-3400Hz) Notes 8 Min. -45 20 Typ. - Max. -9 - Units dBm dB Notes: 8. Rx 2 or 4-wire line signal level assuming 1dB loss in line coupling transformer with Rx Gain Control block set to 0dB and external components as section 4.2. © 2005 CML Microsystems Plc 37 D/865/3 FSK Modem and DTMF Codec CMX865 Rx Modem Energy Detector Detect threshold (‘Off’ to ‘On) Undetect threshold (‘On’ to ‘Off’) Hysteresis Detect (‘Off’ to ‘On’) response time 300 and 1200baud 150 and 75baud Undetect (‘On’ to ‘Off’) response time 300 and 1200baud 150 and 75baud Notes 8, 9 8, 9 8, 9 Min. -48.0 2.0 Typ. - Max. -43.0 - Units dBm dBm dB 8, 9 8, 9 8.0 16.0 - 30.0 60.0 ms ms 8, 9 8, 9 10.0 20.0 - 40.0 80.0 ms ms Rx Answer Tone Detectors Detect threshold (‘Off’ to ‘On) Undetect threshold (‘On’ to ‘Off’) Hysteresis Detect (‘Off’ to ‘On’) response time Undetect (‘On’ to ‘Off’) response time 2100Hz detector ‘Will detect’ frequency ‘Will not detect’ frequency 2225Hz detector ‘Will detect’ frequency ‘Will not detect’ frequency Notes 8, 10 8, 10 8, 10 8, 10 8, 10 Min. -48.0 2.0 30.0 7.0 Typ. 33.0 18.0 Max. -43.0 45.0 25.0 Units dBm dBm dB ms ms 2050 - - 2160 2000 Hz Hz 2160 2335 - 2285 - Hz Hz Rx Call Progress Energy Detector Bandwidth (-3dB points) See Figure 6a Detect threshold (‘Off’ to ‘On) Undetect threshold (‘On’ to ‘Off’) Detect (‘Off’ to ‘On’) response time Undetect (‘On’ to ‘Off’) response time Notes Min. 275 -42.0 30.0 6.0 Typ. 36.0 8.0 Max. 665 -37.0 45.0 50.0 Units Hz dBm dBm ms ms Notes: 8, 11 8, 11 8, 11 8, 11 9. Thresholds and times measured with continuous binary ‘1’. Fixed compromise line equaliser enabled. Signal switched between off and -33dBm. 10. ‘Typical’ value refers to 2100Hz or 2225Hz signal switched between off and -33dBm. Times measured wrt. received line signal. 11. ‘Typical’ value refers to 400Hz signal switched between off and -33dBm. © 2005 CML Microsystems Plc 38 D/865/3 FSK Modem and DTMF Codec CMX865 DTMF Decoder Valid input signal levels (each tone of composite signal) Not decode level (either tone of composite signal) Twist = High Tone/Low Tone Frequency Detect Bandwidth Frequency Not Detect Bandwidth Max level of low frequency noise (i.e. dial tone) Interfering signal frequency <= 550Hz Interfering signal frequency <= 450Hz Interfering signal frequency <= 200Hz Max. noise level wrt. signal DTMF detect response time DTMF de-response time Status Register b5 high time ‘Will Detect’ DTMF signal duration ‘Will Not Detect’ DTMF signal duration Pause length detected Pause length ignored Falsing performance Notes: Notes Min. Typ. Max. Unit 8 -31.0 - 2.0 dBm 8 -10.0 ±2.2 - - -38.0 10.0 ±3.5 dBm dB % % 12 12 12 12, 13 14.0 40.0 30.0 – 25.0 13 0.0 10.0 20.0 -10.0 40.0 30.0 15.0 – dB dB dB dB ms ms ms ms ms ms ms falses/ 30mins 14 12. Referenced to DTMF tone of lower amplitude. 13. Flat Gaussian Noise in 300-3400Hz band. 14. Mitel CM7291 test tape, 1kHz reference tone set to 775mVrms. Receive Input Amplifier Input impedance (at 100Hz) Notes Open loop gain (at 100Hz) Rx Gain Control Block accuracy © 2005 CML Microsystems Plc Min. 10.0 Typ. Max. 10000 -0.25 39 +0.25 Units Moh m V/V dB D/865/3 FSK Modem and DTMF Codec CMX865 C-BUS Timings (See Figure 13) tCSE CSN-Enable to Clock-High time tCSH Last Clock-High to CSN-High time tLOZ Clock-Low to Reply Output enable time tHIZ CSN-High to Reply Output 3-state time tCSOFF CSN-High Time between transactions tNXT Inter-Byte Time tCK Clock-Cycle time tCH Serial Clock-High time tCL Serial Clock-Low time tCDS Command Data Set-Up time tCDH Command Data Hold time tRDS Reply Data Set-Up time tRDH Reply Data Hold time Notes Min. 100 100 0.0 Typ. - Max. - Units ns ns ns 1.0 200 200 100 100 75.0 25.0 50.0 0.0 - 1.0 - µs µs ns ns ns ns ns ns ns ns Maximum 30pF load on each C-BUS interface line. Note: These timings are for the latest version of the C-BUS as embodied in the CMX865. Figure 13 C-BUS Timing © 2005 CML Microsystems Plc 40 D/865/3 FSK Modem and DTMF Codec 7.2 CMX865 Packaging Figure 14 24-pin SOIC (D2) Mechanical Outline: Order as part no. CMX865D2 © 2005 CML Microsystems Plc 41 D/865/3 FSK Modem and DTMF Codec CMX865 Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed. www.cmlmicro.com For FAQs see: www.cmlmicro.com/products/faqs/ For a full data sheet listing see: www.cmlmicro.com/products/datasheets/download.htm For detailed application notes: www.cmlmicro.com/products/applications/ Oval Park, Langford, Maldon, Essex, CM9 6WG - England. 4800 Bethania Station Road, Winston-Salem, NC 27105 - USA. No 2 Kallang Pudding Road, #09 to 05/06 Mactech Industrial Building, Singapore 349307 No. 218, Tian Mu Road West, Tower 1, Unit 1008, Shanghai Kerry Everbright City, Zhabei, Shanghai 200070, China. Tel: +44 (0)1621 875500 Tel: +65 6745 0426 Fax: +44 (0)1621 875600 Tel: +1 336 744 5050, 800 638 5577 Fax: +1 336 744 5054 Fax: +65 6745 2917 Tel: +86 21 6317 4107 +86 21 6317 8916 Fax: +86 21 6317 0243 Sales: [email protected] Sales: [email protected] Sales: [email protected] Sales: [email protected] Technical Support: [email protected] Technical Support: [email protected] Technical Support: [email protected] Technical Support: [email protected]