HOLTEK HT82B60R

HT82B60R
I/O MCU with USB Interface
Features
· Operating voltage:
· Fully integrated 6MHz or 12MHz oscillator
fSYS=6M/12MHz: 3.3V~5.5V
· All I/O pins have wake-up functions
· Low voltage reset function
· Power-down function and wake-up feature reduce
· 42 bidirectional I/O lines (max.)
power consumption
· 8-bit programmable timer/event counter with
· Serial Interface Module -- I2C and SPI functions
overflow interrupt
· 4 COM lines for LCD display driving
· 16-bit programmable timer/event counter and
· External interrupt pin
overflow interrupts
· 8-level subroutine nesting
· Watchdog Timer
· Up to 0.33ms instruction cycle with 12MHz system
· PS2 and USB modes supported
clock at VDD=5V
· USB 2.0 low speed function
· Bit manipulation instruction
· 4 endpoints supported -- endpoint 0 included
· 15-bit table read instruction
· 8192´16 program memory
· 63 powerful instructions
· 216´8 data memory RAM
· All instructions in one or two machine cycles
· Integrated 1.5kW resistor between V33O and
· 20/28/48-pin SSOP, 32-pin QFN and
USBPDN pins for USB applications
48-pin LQFP packages
General Description
These wide range of functions, together with a fully integrated 6MHz or 12MHz oscillator, ensure that products
can be implemented with a minimum of external components and smaller circuit board areas, providing users
with the benefits of lower overall product costs.
The HT82B60R is a high performance, RISC architecture microcontroller device specifically designed for
multiple I/O control product applications.
The advantages of low power consumption, I/O flexibility, timer functions, integrated USB interface, serial interfaces, LCD drive capability, power down and
wake-up functions, watchdog timer etc, make the device extremely suitable for use in computer peripheral
product applications as well as many other applications
such as industrial control, consumer products, subsystem controllers, etc.
Rev. 1.10
1
February 1, 2011
HT82B60R
Block Diagram
W a tc h d o g
T im e r
W a tc h d o g
T im e r O s c illa to r
R e s e t
C ir c u it
8 - b it
R IS C
M C U
C o re
O T P P ro g ra m
M e m o ry
D a ta
M e m o ry
I2 C / S P I
In te rfa c e
L C D
D r iv e r
In te rru p t
C o n tr o lle r
L o w
V o lta g e
R e s e t
6 /1 2 M H z
In te r n a l O s c illa to r
U S B
8 - b it
T im e r
I/O
P o rts
P r o g r a m m a b le
F re q u e n c y
G e n e ra to r
1 6 - b it
T im e r
V 3 3 O
Pin Assignment
P A
P A
P A
P A
P A
P A
P A 6 /T M R
P A 7 /T M R
0
1
P B 0
V D D
3
1 8
P A 7 /T M R 1
V 3 3 O
4
1 7
P A 6 /T M R 0
U S B P D N /D A T A
5
1 6
P A 5
U S B P D P /C L K
6
1 5
P A 4
P E 0
7
1 4
P A 3
8
1 3
P A 2
9
1 2
P A 1
R E S
1 0
1 1
P A 0
H T 8 2 B 6 0 R
2 0 S S O P -A
P B 6
3
2 6
P B 1 /S D O
P B 7
4
2 5
P B 0 /S D I/S D A
V D D
5
2 4
P A 7 /T M R 1
V 3 3 O
6
2 3
P A 6 /T M R 0
U S B P D N /D A T A
7
2 2
P A 5
U S B P D P /C L K
8
2 1
P A 4
P E 0
9
2 0
P A 3
P E 1
1 0
1 9
P A 2
G N D
1 1
1 8
P A 1
R E S
1 2
1 7
P A 0
P C 0
1 3
1 6
P C 7
P C 1
1 4
1 5
P C 6
P B 5
P E 5
4
4 5
P B 4
P E 6
5
4 4
P B 3 /S C S
P E 7
6
4 3
P B 2 /S C K /S C L
P F 0
7
4 2
P B 1 /S D O
P F 1
8
4 1
P B 0 /S D I/S D A
V D D
9
4 0
P A 7 /T M R 1
V 3 3 O
1 0
3 9
P A 6 /T M R 0
U S B P D N /D A T A
1 1
3 8
P A 5
U S B P D P /C L K
1 2
3 7
P A 4
P E 0
1 3
3 6
P A 3
P E 1
1 4
3 5
P A 2
G N D
1 5
3 4
P A 1
R E S
1 6
3 3
P A 0
P C 0 /C O M 0
1 7
3 2
P C 7
P C 1 /C O M 1
1 8
3 1
P C 6
P C 2 /C O M 2
1 9
3 0
P C 5
P C 3 /C O M 3
2 0
2 9
P C 4
P D 0
2 1
2 8
P D 7
P D 1
2 2
2 7
P D 6
P D 2
2 3
2 6
P D 5
P D 3
2 4
2 5
P D 4
P E 2
P E 3
P E 4
P E 5
P E 6
P E 7
P F 0
P F 1
V D D
V 3 3 O
U S B P D N /D A T A
U S B P D P /C L K
4 8 4 7 4 6 4 5 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7
1
2
3 6
3 5
3
3 4
4
3 3
5
3 2
6
H T 8 2 B 6 0 R /H T 8 2 B 6 0 A
4 8 L Q F P -A
7
8
3 1
3 0
2 9
9
2 8
1 0
2 7
1 1
1 2
2 6
1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4
2 5
P A 3
P A 2
P A 1
P A 0
P C 7
P C 6
P C 5
P C 4
P D 7
P D 6
P D 5
P D 4
M 3
M 2
M 1
2
1 7
9 1 0 1 1 1 2 1 3 1 4 1 5 1 6
M 0
Rev. 1.10
1 9
1 8
8
/C O
/C O
/C O
/C O
H T 8 2 B 6 0 R
4 8 S S O P -A
2 0
7
P D 3
P D 2
P D 1
P D 0
P C 3
P C 2
P C 1
P C 0
R E S
G N D
P E 1
P E 0
H T 8 2 B 6 0 R
2 8 S S O P -A
4 6
6
2 1
6
P B 2 /S C K /S C L
3
5
D
2 7
P E 4
H T 8 2 B 6 0 R
3 2 Q F N -A
4
P C 7
P C 6
P C 5
P C 4
P C 3
P C 2
P C 1
P C 0
7
2
4 7
2 2
B
P B 5 /E X T
2
P B 6
2 3
3
B
P B 3 /S C S
P E 3
2 4
2
C
2 8
P B 7
3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5
1
P A
P A
P B 0 /S
P
P B 2 /S
P
1
4 8
D A
D O
C L
C S
C K
X T
P B 6
P B 7
P A 4
P A 5
/T M R 0
/T M R 1
I/S D A
1 /S D O
K /S C L
3 /S C S
P B 4
P B 5
P B 6
P B 7
P B 4 /P C K
1
D I/S
B 1 /S
C K /S
B 3 /S
B 4 /P
B 5 /E
R E S
G N D
P E 1
P E 0
U S B P D P /C L K
U S B P D N /D A T A
V 3 3 O
V D D
P E 1
G N D
P E 2
P B 0 /S
P
P B 2 /S
P
P
P
0
P B 1
1 9
1
2 0
2
2
1
P B 7
3
4
5
P B 6
February 1, 2011
HT82B60R
Pin Description
Pin Name
PA0~PA5
PA6/TMR0
PA7/TMR1
PB0/SDI/SDA
PB1/SDO
PB2/SCK/SCL
PB3/SCS
PB4/PCK
PB5/INT
PB6~PB7
I/O
Options
Description
I/O
Bidirectional 8-bit input/output port. Each pin can be configured as
a wake-up input by a configuration option. Software instructions dePull-high
termine if the pin is a CMOS output or NMOS, PMOS or Schmitt
Wake-up
Trigger input. Configuration options determine if the structures are
NMOS/CMOS/PMOS CMOS, NMOS or PMOS types. Configuration options determine if
the pins have pull-high resistors. TMR0 and TMR1 are pin-shared
with PA6 and PA7, respectively.
I/O
Pull-high
Wake-up
Bidirectional 8-bit input/output port. Each nibble can be configured
as a wake-up input by a configuration option. Software instructions
determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors. The
power supply for I/O pins PB0~PB7 can be selected to be VDD or
V33O using a configuration option. Pins PB0~PB3 are pin-shared
with the Serial Interface pins. Pin PB4 is pin-shared with the peripheral clock output and PB5 is shared with the external interrupt pin.
PC0/COM0
PC1/COM1
PC2/COM2
PC3/COM3
PC4~PC7
I/O
Pull-high
Wake-up
Bidirectional 8-bit input/output port. Each nibble can be configured
as a wake-up input by a configuration option. Software instructions
determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
PC0~PC3 are pin-shared with COM0~COM3
PD0~PD7
I/O
Pull-high
Wake-up
Bi-directional 8-bit input/output port. Each nibble can be configured
as a wake-up input by a configuration option. Software instructions
determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
PE0~PE7
I/O
Pull-high
Wake-up
Bidirectional 8-bit input/output port. Each nibble can be configured
as a wake-up input by a configuration option. Software instructions
determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
PF0, PF1
I/O
Pull-high
Wake-up
Bidirectional 2-bit input/output port. Each pin can be configured as
a wake-up input by a configuration option. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
USBPDP/CLK
I/O
¾
USBPDP line. USB function is controlled by software control registers.
USBPDN/DATA
I/O
¾
USBPDN line. USB function is controlled by software control registers.
RES
I
¾
Schmitt trigger reset input. Active low
GND
¾
¾
Digital negative power supply, ground
VDD
¾
¾
Digital positive power supply
V33O
O
¾
3.3V regulator output
Note: As the Pin Description table applies to the largest package size not all pin may exist on smaller packages.
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+6.0V
Storage Temperature ............................-50°C to 125°C
Input Voltage..............................VSS-0.3V to VDD+0.3V
IOL Total ..............................................................150mA
Total Power Dissipation .....................................500mW
Operating Temperature...........................-40°C to 85°C
IOH Total............................................................-100mA
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Rev. 1.10
3
February 1, 2011
HT82B60R
D.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
fSYS=6MHz or 12MHz
3.3
¾
5.5
V
No load, fSYS=6MHz
¾
6.5
12
mA
No load, fSYS=12MHz
¾
7.5
16
mA
5V
No load, system HALT,
USB mode,
USR.5=1 USR.4=0,
LVR disable, WDT disable,
Clr D_SR [SCC.2],
Clr USBCKEN [SCC.3],
Clr BGOFF [SCC.4],
Set CLK_adj [SCC.7]
¾
¾
400
mA
5V
No load, system HALT,
PS2 mode,
USR.5=0 USR.4=1,
LVR disable, WDT disable,
Clr D_SR [SCC.2],
Clr USBCKEN [SCC.3],
Set BGOFF [SCC.4],
Set CLK_adj [SCC.7]
¾
¾
10
mA
0
¾
0.8
V
5V
where VDDIO=VDD
or V33O by option for PB
0
¾
0.3VDDIO
V
0
¾
0.4VDD
V
2
¾
5
V
0.8VDDIO
¾
VDDIO
V
0.9VDD
¾
VDD
V
2.0
2.6
3.2
V
3.0
3.3
3.6
V
VDD
VDD
Operating Voltage
(Integrated Oscillator)
¾
IDD
Operating Current
5V
ISTB1
ISTB2
Standby Current
Standby Current
Input Low Voltage for PA, PC, PD,
PE, PF0~PF1
VIL
Input Low Voltage for PB
Conditions
Input Low Voltage for RES pin
Input High Voltage for PA, PC, PD,
PE, PF0~PF1
VIH
Input High Voltage for PB
5V
where VDDIO=VDD
or V33O by option for PB
Input High Voltage for RES pin
¾
VLVR
Low Voltage Reset
5V
VV33O
3.3V Regulator Output for
USB SIE
5V
IV33O=70mA
IOL
Output Sink Current for I/O Port
5V
VOL=0.4V
2
4
¾
mA
IOH
Output Source Current for I/O Port
5V
VOH=3.4V
-2
-4
¾
mA
LCDC. RSEL[1:0]=00
17.5
25
32.5
mA
LCDC. RSEL[1:0]=01
35
50
65
mA
LCDC. RSEL[1:0]=10
70
100
130
mA
ILCD_BIAS
VDD/2 Bias current for LCD
5V
LCDC. RSEL[1:0]=11
VCOM
RPH
VDD/2 voltage for LCD COM port
5V
No load
Pull-high Resistance for CLK,
DATA
200
260
mA
0.500
0.525
VDD
¾
4.7
¾
kW
20
50
70
kW
¾
5V
Pull-high Resistance for PA, PB,
PC, PD, PE and PF0~PF1
Rev. 1.10
140
0.475
4
February 1, 2011
HT82B60R
A.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
fRCSYS
RC Clock with 8-bit Prescaler Register
5V
¾
14
32
48
kHz
tWDT
Watchdog Time-out Period
(System Clock)
¾
¾
1024
¾
¾
1/fRCSYS
tUSB
¾
300
ns
USBPDP, USBPDN Rising & Falling Time
¾
¾
75
tOST
Oscillation Start-up Timer Period
¾
¾
¾
1024
¾
tSYS
tOSCsetup
Crystal Setup
¾
¾
¾
5
¾
ms
¾
10.80
12.00
13.20
MHz
fINO125V
Internal Oscillator Frequency for 12MHz
4.0V~
5.5V
fINO123V
Internal Oscillator Frequency for 12MHz
3.0~
4.0V
¾
10.56
12.00
13.44
MHz
fINOUSB
Internal Oscillator Frequency with USB
Mode
4.2~
5.5V
¾
11.82
12.00
12.18
MHz
Note:
tSYS=1/fSYS
Power_on period = tWDT + tOST + tOSCsetup
WDT Time_out in Normal Mode = 1/ fRCSYS ´ 256 ´ WDTS + tWDT
WDT Time_out in Power Down Mode = 1/ fRCSYS ´ 256 ´ WDTS + tOST + tOSCsetup
Trimmed for 5V operation using factory trim values. Frequency Trim to 12MHz ±3%
Rev. 1.10
5
February 1, 2011
HT82B60R
System Architecture
A key factor in the high-performance features of the
Holtek range of microcontrollers is attributed to the internal system architecture. The range of devices take advantage of the usual features found within RISC
microcontrollers providing increased speed of operation
and enhanced performance. The pipelining scheme is
implemented in such a way that instruction fetching and
instruction execution are overlapped, hence instructions
are effectively executed in one cycle, with the exception
of branch or call instructions. An 8-bit wide ALU is used
in practically all operations of the instruction set. It carries out arithmetic operations, logic operations, rotation,
increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the
Accumulator and the ALU. Certain internal registers are
implemented in the Data Memory and can be directly or
indirectly addressed. The simple addressing methods of
these registers along with additional architectural features ensure that a minimum of external components is
required to provide a functional I/O and A/D control system with maximum reliability and flexibility.
functions. In this way, one T1~T4 clock cycle forms one
instruction cycle. Although the fetching and execution of
instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one
instruction cycle. The exception to this are instructions
where the contents of the Program Counter are
changed, such as subroutine calls or jumps, in which
case the instruction will take one more instruction cycle
to execute.
For instructions involving branches, such as jump or call
instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as
the program takes one cycle to first obtain the actual
jump or call address and then another cycle to actually
execute the branch. The requirement for this extra cycle
should be taken into account by programmers in timing
sensitive applications.
Program Counter
During program execution, the Program Counter is used
to keep track of the address of the next instruction to be
executed. It is automatically incremented by one each
time an instruction is executed except for instructions,
such as ²JMP² or ²CALL² that demand a jump to a
non-consecutive Program Memory address. It must be
noted that only the lower 8 bits, known as the Program
Counter Low Register, are directly addressable by user.
Clocking and Pipelining
The system clock is derived from an internal oscillator
and is subdivided into four internally generated
non-overlapping clocks, T1~T4. The Program Counter
is incremented at the beginning of the T1 clock during
which time a new instruction is fetched. The remaining
T2~T4 clocks carry out the decoding and execution
O s c illa to r C lo c k
( S y s te m C lo c k )
P h a s e C lo c k T 1
P h a s e C lo c k T 2
P h a s e C lo c k T 3
P h a s e C lo c k T 4
P ro g ra m
C o u n te r
P ip e lin in g
P C
P C + 1
F e tc h In s t. (P C )
E x e c u te In s t. (P C -1 )
P C + 2
F e tc h In s t. (P C + 1 )
E x e c u te In s t. (P C )
F e tc h In s t. (P C + 2 )
E x e c u te In s t. (P C + 1 )
System Clocking and Pipelining
M O V A ,[1 2 H ]
2
C A L L D E L A Y
3
C P L [1 2 H ]
4
:
5
:
6
1
D E L A Y :
F e tc h In s t. 1
E x e c u te In s t. 1
F e tc h In s t. 2
E x e c u te In s t. 2
F e tc h In s t. 3
F lu s h P ip e lin e
F e tc h In s t. 6
E x e c u te In s t. 6
F e tc h In s t. 7
N O P
Instruction Fetching
Rev. 1.10
6
February 1, 2011
HT82B60R
When executing instructions requiring jumps to
non-consecutive addresses such as a jump instruction,
a subroutine call, interrupt or reset, etc., the
microcontroller manages program control by loading the
required address into the Program Counter. For conditional skip instructions, once the condition has been
met, the next instruction, which has already been
fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.
After a device reset, the Stack Pointer will point to the
top of the stack.
If the stack is full and an enabled interrupt takes place,
the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack
Pointer is decremented, by RET or RETI, the interrupt
will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily.
However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack
overflow. Precautions should be taken to avoid such
cases which might cause unpredictable program
branching.
The lower byte of the Program Counter, known as the
Program Counter Low register or PCL, is available for
program control and is a readable and writeable register.
By transferring data directly into this register, a short program jump can be executed directly, however, as only
this low byte is available for manipulation, the jumps are
limited to the present page of memory, that is 256 locations. When such program jumps are executed it should
also be noted that a dummy cycle will be inserted.
P ro g ra m
T o p o f S ta c k
S ta c k L e v e l 1
S ta c k L e v e l 2
S ta c k
P o in te r
The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might
cause program branching, so an extra cycle is needed
to pre-fetch. Further information on the PCL register can
be found in the Special Function Register section.
B o tto m
P ro g ra m
M e m o ry
S ta c k L e v e l 3
o f S ta c k
S ta c k L e v e l 8
Arithmetic and Logic Unit - ALU
The arithmetic-logic unit or ALU is a critical area of the
microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main
microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or
logical operations after which the result will be placed in
the specified register. As these ALU calculation or operations may result in carry, borrow or other status
changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the
following functions:
Stack
This is a special part of the memory which is used to
save the contents of the Program Counter only. The
stack has 8 levels and is neither part of the data nor part
of the program space, and is neither readable nor
writeable. The activated level is indexed by the Stack
Pointer, SP, and is neither readable nor writeable. At a
subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack.
At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program
Counter is restored to its previous value from the stack.
Mode
C o u n te r
· Arithmetic operations: ADD, ADDM, ADC, ADCM,
SUB, SUBM, SBC, SBCM, DAA
Program Counter Bits
*12
*11
*10
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
Initial Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
USB Interrupt
0
0
0
0
0
0
0
0
0
0
1
0
0
Timer/Event Counter 0 Overflow
0
0
0
0
0
0
0
0
0
1
0
0
0
Timer/Event Counter 1 Overflow
0
0
0
0
0
0
0
0
0
1
1
0
0
SPI/I2C Interrupt
0
0
0
0
0
0
0
0
1
0
0
0
0
External Interrupt
0
0
0
0
0
0
0
0
1
0
1
0
0
@4
@3
@2
@1
@0
Skip
Program Counter + 2
Loading PCL
*12
*11
*10
*9
*8
@7
@6
@5
Jump, Call Branch
#12
#11
#10
#9
#8
#7
#6
#5
#4
#3
#2
#1
#0
Return from Subroutine
S12
S11
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
Program Counter
Note:
*12~*0: Program Counter bits
#12~#0: Instruction code bits
Rev. 1.10
@[email protected]: PCL bits
S12~S0: Stack register bits
7
February 1, 2011
HT82B60R
· Logic operations: AND, OR, XOR, ANDM, ORM,
· Location 008H
XORM, CPL, CPLA
This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results
from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program
jumps to this location and begins execution.
· Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA,
RLC
· Increment and Decrement INCA, INC, DECA, DEC
· Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ,
· Location 00CH
SIZA, SDZA, CALL, RET, RETI
This area is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results
from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program
jumps to this location and begins execution.
Program Memory
The Program Memory is the location where the user code
or program is stored. This is a One-Time Programmable,
OTP, memory type device where users can program their
application code into the device. By using the appropriate
programming tools, OTP devices offer users the flexibility
to freely develop their applications which may be useful
during debug or for products requiring frequent upgrades
or program changes. OTP devices are also applicable for
use in applications that require low or medium volume
production runs.
· Location 010H
This internal vector is used by the SPI/I2C interrupt.
When either an SPI or I2C bus, dependent upon which
one is selected, requires data transfer, the program
will jump to this location and begin execution if the
SPI/I2C interrupt is enabled and the stack is not full.
· Location 014H
This vector is used by the external interrupt. If the external interrupt pin receives an active edge, the program will jump to this location and begin execution if
the external interrupt is enabled and the stack is not
full.
Structure
The Program Memory has a capacity of 8K by 16 bits.
The Program Memory is addressed by the Program
Counter and also contains data, table information and
interrupt entries. Table data, which can be setup in any
location within the Program Memory, is addressed by
separate table pointer registers.
0 0 0 H
In itia lis a tio n
V e c to r
0 0 4 H
0 0 8 H
Special Vectors
0 0 C H
Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.
U S B
In te rru p t V e c to r
T im e r /E v e n t 0 C o u n te r
In te rru p t V e c to r
T im e r /E v e n t 1 C o u n te r
In te rru p t V e c to r
0 1 0 H
· Location 000H
This area is reserved for program initialization. After
chip reset, the program always begins execution at location 000H.
S P I / I2 C
In te rru p t V e c to r
0 1 4 H
· Location 004H
E x te rn a l
In te rru p t V e c to r
1 F F F H
This area is reserved for the USB interrupt service
program. If the USB interrupt is activated, the interrupt
is enabled and the stack is not full, the program jumps
to this location and begins execution.
1 6 b its
Program Memory Structure
Table Location Bits
Instruction
b12
TABRDC [m]
TABRDL [m]
b11
b10
PC12 PC11 PC10
1
1
1
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
PC9
PC8
@7
@6
@5
@4
@3
@2
@1
@0
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Table Location
Note:
PC12~PC8: Current Program Counter bits
@[email protected]: Table Pointer TBLP bits
TBHP register Bit 4~Bit 0 when TBHP is enabled.
Rev. 1.10
8
February 1, 2011
HT82B60R
· Table location
option has disabled TBHP, the instruction ²TABRDC
[m]² reads the Program Memory data as defined by
TBLP only in the current Program Memory page.
Any location in the program memory can be used as
look-up tables. There are three methods to read the
Program Memory data using two table read instructions: ²TABRDC² and ²TABRDL², transfer the contents of the lower-order byte to the specified data
memory, and the higher-order byte to TBLH.
The three methods are shown as follows:
¨
Using the instruction ²TABRDC [m]² for the current
Program Memory page, where one page=
256words, where the table location is defined by
TBLP in the current page. This is where the configuration option has disabled the TBHP register.
¨
Using the instruction ²TABRDC [m]², where the table location is defined by registers TBLP and TBHP.
Here the configuration option has enabled the
TBHP register.
¨
Using the instruction ²TABRDL [m]², where the table location is defined by registers TBLP in the last
page which has the address range 1F00H~
1FFFFH.
Look-up Table
Any location within the Program Memory can be defined
as a look-up table where programmers can store fixed
data. To use the look-up table, the table pointer must
first be setup by placing the lower order address of the
look up data to be retrieved in the TBLP register and the
higher order address in the TBHP register. These two
registers define the full address of the look-up table.
Using the TBHP must be selected by configuration option, if not used table data can still be accessed but only
the lower byte address in the current page or last page
can be defined.
After setting up the table pointers, the table data can be
retrieved from the current Program Memory page or last
Program Memory page using the ²TABRDC[m]² or
²TABRDL [m]² instructions, respectively. When these instructions are executed, the lower order table byte from
the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the
Program Memory will be transferred to the TBLH special
register. Any unused bits in this transferred higher order
byte will be read as ²0².
Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are
transferred to the lower portion of TBLH, and the remaining 1-bit words are read as ²0². The Table
Higher-order byte register (TBLH) is read only. The table pointers, TBLP and TBHP, are read/write registers, which indicate the table location. Before
accessing the the table, the locations must be placed
in the TBLP and TBHP registers (if the configuration
option has disabled TBHP then the value in TBHP has
no effect). TBLH is read only and cannot be restored.
If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be
changed by the table read instruction used in the ISR
and errors can occur. Using the table read instruction
in the main routine and the ISR simultaneously should
be avoided. However, if the table read instruction has
to be applied in both the main routine and the ISR, the
interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has
been backed up. All table related instructions require
two cycles to complete the operation. These areas
may function as normal program memory depending
on the requirements.
Once TBHP is enabled, the instruction ²TABRDC [m]²
reads the Program Memory data as defined by the
TBLP and TBHP values. If the Program Memory code
P ro g ra m C o u n te r
H ig h B y te
Table Program Example
The following example shows how the table pointer and
table data is defined and retrieved from the
microcontroller. This example uses raw table data located in the last page which is stored there using the
ORG statement. The value at this ORG statement is
²1F00H² which refers to the start address of the last
page within the 8K Program Memory of device. The table pointer is setup here to have an initial value of ²06H².
This will ensure that the first data read from the data table will be at the Program Memory address ²1F06H² or 6
locations after the start of the last page. Note that the
value for the table pointer is referenced to the first address of the present page if the ²TABRDC [m]² instruction is being used. The high byte of the table data which
in this case is equal to zero will be transferred to the
TBLH register automatically when the ²TABRDL [m]² instruction is executed.
T B H P
P ro g ra m
M e m o ry
T B L P
T B L P
T B L H
T a b le C o n te n ts H ig h B y te
S p e c ifie d b y [m ]
T a b le C o n te n ts L o w
T B L H
H ig h B y te o f T a b le C o n te n ts
B y te
Table Read - TBLP only
Rev. 1.10
P ro g ra m
M e m o ry
S p e c ifie d b y [m ]
L o w
B y te o f T a b le C o n te n ts
Table Read - TBLP/TBHP
9
February 1, 2011
HT82B60R
tempreg1 db
tempreg2 db
:
:
?
?
; temporary register #1
; temporary register #2
mov a,06h
; initialise table pointer - note that this address is referenced
mov tblp,a
:
:
; to the last page or present page
tabrdl
; transfers value in table referenced by table pointer to tempregl
; data at prog. memory address ²1F06H² transferred to tempreg1 and TBLH
tempreg1
dec tblp
tabrdl
; reduce value of table pointer by one
tempreg2
:
:
org 1F00h
dc
;
;
;
;
;
transfers value in table referenced by table pointer to tempreg2
data at prog.memory address ²1F05H² transferred to tempreg2 and TBLH
in this example the data ²1AH² is transferred to
tempreg1 and data ²0FH² to register tempreg2
the value ²00H² will be transferred to the high byte register TBLH
; sets initial address of last page
00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:
Because the TBLH register is a read-only register and
cannot be restored, care should be taken to ensure its
protection if both the main routine and Interrupt Service
Routine use the table read instructions. If using the table
read instructions, the Interrupt Service Routines may
change the value of TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read
instructions should be avoided. However, in situations
where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any
main routine table-read instructions. Note that all table
related instructions require two instruction cycles to
complete their operation.
mon to all microcontrollers, such as ACC, PCL, etc.,
have the same Data Memory address.
General Purpose Data Memory
All microcontroller programs require an area of
read/write memory where temporary data can be stored
and retrieved for use later. It is this area of RAM memory
that is known as General Purpose Data Memory. This
area of Data Memory is fully accessible by the user program for both read and write operations. By using the
²SET [m].i² and ²CLR [m].i² instructions, individual bits
can be set or reset under program control giving the
user a large range of flexibility for bit manipulation in the
Data Memory.
Data Memory
0 0 H
S p e c
P u rp o
D a
M e m o
The Data Memory is a volatile area of 8-bit wide RAM
internal memory and is the location where temporary information is stored. Divided into two sections, the first of
these is an area of RAM where special function registers
are located. These registers have fixed locations and
are necessary for correct operation of the device. Many
of these registers can be read from and written to directly under program control, however, some remain
protected from user manipulation. The second area of
Data Memory is reserved for general purpose use. All
locations within this area are read and write accessible
under program control.
2 7 H
2 8 H
G e n e ra l
P u rp o s e
D a ta
M e m o ry
F F H
Data Memory Structure
Note:
Structure
The two sections of Data Memory, the Special Purpose
and General Purpose Data Memory are located at consecutive locations. All are implemented in RAM and are
8 bits wide. The start address of the Data Memory for all
devices is the address ²00H². Registers which are comRev. 1.10
ia l
s e
ta
ry
10
Most of the Data Memory bits can be directly
manipulated using the ²SET [m].i² and ²CLR
[m].i² with the exception of a few dedicated bits.
The Data Memory can also be accessed
through the memory pointer register MP.
February 1, 2011
HT82B60R
Special Purpose Data Memory
Special Function Registers
This area of Data Memory is where registers, necessary
for the correct operation of the microcontroller, are
stored. It is divided into two banks, Bank 0 and Bank1.
Most of the registers are both readable and writeable
but some are protected and are readable only, the details of which are located under the relevant Special
Function Register section. Note that for locations that
are unused, any read instruction to these addresses will
return the value ²00H².
To ensure successful operation of the microcontroller,
certain internal registers are implemented in the Data
Memory area. These registers ensure correct operation
of internal functions such as timers, interrupts, etc., as
well as external functions such as I/O data control. The
location of these registers within the Data Memory begins at the address 00H. Any unused Data Memory locations between these special function registers and the
point where the General Purpose Memory begins is reserved and attempting to read data from these locations
will return a value of 00H.
The Special Purpose Registers for the USB interface
are stored in Bank 1 which can only be accessed by first
setting the Bank Pointer to a value of 01H and then using Indirect Addressing Register IAR1 and Memory
Pointer MP1. Bank 1 can only be accessed indirectly using the MP1 Memory Pointer, direct addressing is not
possible.
0 0 H
0 1 H
0 2 H
0 3 H
0 4 H
0 5 H
0 6 H
0 7 H
0 8 H
0 9 H
0 A H
0 B H
0 C H
0 D H
0 E H
0 F H
1 0 H
1 1 H
1 2 H
1 3 H
1 4 H
1 5 H
1 6 H
1 7 H
1 8 H
1 9 H
1 A H
1 B H
1 C H
1 D H
1 E H
1 F H
2 0 H
2 1 H
2 2 H
2 3 H
2 4 H
2 5 H
2 6 H
2 7 H
B a
IA
M
IA
M
n k 0
R 0
P 0
R 1
P 1
B P
A C C
P C L
T B L P
T B L H
W D T S
S T A T U S
IN T C 0
T M R 0
T M R 0 C
T M R 1 H
T M R 1 L
T M R 1 C
P A
P A C
P B
P B C
P C
P C C
P D
P D C
P E
P E C
P F
P F C
IN T C 1
T B H P
U S C
U S R
S C C
L C D C
S IM C T L 0
S IM C T L 1
S IM D IR
S IM A R /S IM C T L 2
4 0 H
4 1 H
4 2 H
4 3 H
4 4 H
4 5 H
4 6 H
4 7 H
4 8 H
4 9 H
4 A H
4 B H
Indirect Addressing Register - IAR0, IAR1
The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register
space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data
manipulation uses these Indirect Addressing Registers
and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in
no actual read or write operation to these registers but
rather to the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a
pair, IAR0 and MP0 can together only access data from
Bank 0, while the IAR1 and MP1 register pair can access data from both Bank 0 and Bank 1. As the Indirect
Addressing Registers are not physically implemented,
reading the Indirect Addressing Registers indirectly will
return a result of ²00H² and writing to the registers indirectly will result in no operation.
B a n k 1
U S B _ S T A T
P IP E _ C T R L
A W R
S T A L L
P IP E
S IE S
M IS C
E N D P T _ E N
F IF O 0
F IF O 1
F IF O 2
F IF O 3
Memory Pointer - MP0, MP1
For all devices, two Memory Pointers, known as MP0
and MP1 are provided. These Memory Pointers are
physically implemented in the Data Memory and can be
manipulated in the same way as normal registers providing a convenient way with which to address and track
data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that
the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0 can only access data in Bank 0 while MP1 can access both banks.
: U n u s e d re a d a s "0 "
Special Purpose Data Memory
Rev. 1.10
11
February 1, 2011
HT82B60R
data .section ¢data¢
adres1
db ?
adres2
db ?
adres3
db ?
adres4
db ?
block
db ?
code .section at 0 ¢code¢
org 00h
start:
mov
mov
mov
mov
a,04h
block,a
a,offset adres1
mp0,a
; setup size of block
loop:
clr
inc
sdz
jmp
IAR0
mp0
block
loop
; clear the data at address defined by MP0
; increment memory pointer
; check if last memory location has been cleared
; Accumulator loaded with first RAM address
; setup memory pointer with first RAM address
continue:
The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.
Accumulator - ACC
data pointing and reading. TBLH is the location where the
high order byte of the table data is stored after a table read
data instruction has been executed.
The Accumulator is central to the operation of any
microcontroller and is closely related with operations
carried out by the ALU. The Accumulator is the place
where all intermediate results from the ALU are stored.
Without the Accumulator it would be necessary to write
the result of each calculation or logical operation such
as addition, subtraction, shift, etc., to the Data Memory
resulting in higher programming and timing overheads.
Data transfer operations usually involve the temporary
storage function of the Accumulator; for example, when
transferring data between one user defined register and
another, it is necessary to do this by passing the data
through the Accumulator as no direct transfer between
two registers is permitted.
Watchdog Timer Register - WDTS
The Watchdog feature of the microcontroller provides
an automatic reset function giving the microcontroller a
means of protection against spurious jumps to incorrect
Program Memory addresses. To implement this, a timer
is provided within the microcontroller which will issue a
reset command when its value overflows. To provide
variable Watchdog Timer reset times, the Watchdog
Timer clock source can be divided by various division ratios, the value of which is set using the WDTS register.
By writing directly to this register, the appropriate division ratio for the Watchdog Timer clock source can be
setup. Note that only the lower 3 bits are used to set division ratios between 1 and 128.
Program Counter Low Register - PCL
To provide additional program control functions, the low
byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area
of the Data Memory. By manipulating this register, direct
jumps to other program locations are easily implemented. Loading a value directly into this PCL register
will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only
jumps within the current Program Memory page are permitted. When such operations are used, note that a
dummy cycle will be inserted.
Status Register - STATUS
This 8-bit register contains the zero flag (Z), carry flag
(C), auxiliary carry flag (AC), overflow flag (OV), power
down flag (PDF), and watchdog time-out flag (TO).
These arithmetic/logical operation and system management flags are used to record the status and operation of
the microcontroller.
With the exception of the TO and PDF flags, bits in the
status register can be altered by instructions like most
other registers. Any data written into the status register
will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO
flag can be affected only by a system power-up, a WDT
time-out or by executing the ²CLR WDT² or ²HALT² instruction. The PDF flag is affected only by executing the
²HALT² or ²CLR WDT² instruction or during a system
power-up.
Look-up Table Registers - TBLP, TBLH, TBHP
These two special function registers are used to control
operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and
indicate the location where the table data is located. Their
value must be setup before any table read commands are
executed. Their values can be changed, for example using
the ²INC² or ²DEC² instructions, allowing for easy table
Rev. 1.10
12
February 1, 2011
HT82B60R
b 7
b 0
T O
P D F
O V
Z
A C
C
S T A T U S R e g is te r
A r
C a
A u
Z e
ith m e
r r y fla
x ilia r y
r o fla g
O v e r flo w
g
tic /L o g ic O p e r a tio n F la g s
c a r r y fla g
fla g
S y s te m M
P o w e r d o w
W a tc h d o g
N o t im p le m
a n
n
tim
e
a g e m e n t F la g s
fla g
e - o u t fla g
n te d , re a d a s "0 "
Status Register
The Z, OV, AC and C flags generally reflect the status of
the latest operations.
Timer/Event Counter Registers TMR0, TMR0C, TMR1H, TMR1L, TMR1C
· C is set if an operation results in a carry during an ad-
Both devices possess a single internal 8-bit count-up
timer. An associated register known as TMR0 is the location where the timers 8-bit value is located. This register can also be preloaded with fixed data to allow
different time intervals to be setup. An associated control register, known as TMR0C, contains the setup information for this timer, which determines in what mode the
timer is to be used as well as containing the timer on/off
control function.
dition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C
is also affected by a rotate through carry instruction.
· AC is set if an operation results in a carry out of the
low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is
cleared.
· Z is set if the result of an arithmetic or logical operation
is zero; otherwise Z is cleared.
All devices possess one internal 16-bit count-up timer.
An associated register pair known as TMR1L/TMR1H is
the location where the timer 16-bit value is located. This
register can also be preloaded with fixed data to allow
different time intervals to be setup. An associated control register, known as TMR1C, contains the setup information for this timer, which determines in what mode the
timer is to be used as well as containing the timer on/off
control function.
· OV is set if an operation results in a carry into the high-
est-order bit but not a carry out of the highest-order bit,
or vice versa; otherwise OV is cleared.
· PDF is cleared by a system power-up or executing the
²CLR WDT² instruction. PDF is set by executing the
²HALT² instruction.
· TO is cleared by a system power-up or executing the
²CLR WDT² or ²HALT² instruction. TO is set by a
WDT time-out.
Input/Output Ports and Control Registers
In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be
pushed onto the stack automatically. If the contents of
the status registers are important and if the interrupt routine can change the status register, precautions must be
taken to correctly save it.
Within the area of Special Function Registers, the I/O
registers and and their associated control registers play
a prominent role. All I/O ports have a designated register correspondingly labeled as PA, PB, PC, PD, PE and
PF0~PF1. These labeled I/O registers are mapped to
specific addresses within the Data Memory as shown in
the Data Memory table, which are used to transfer the
appropriate output or input data on that port. With each
I/O port there is an associated control register labeled
PAC, PBC, PCC, PDC, PEC and PFC, also mapped to
specific addresses with the Data Memory.
Interrupt Control Registers - INTC0, INTC1
The microcontrollers provide two internal timer/event
counter overflow interrupts, one USB interrupt, a combined SPI/I2C interrupt and an external pin interrupt. By
setting various bits within these registers using standard
bit manipulation instructions, the enable/disable function of each interrupt can be independently controlled. A
master interrupt bit within this register, the EMI bit, acts
like a global enable/disable and is used to set all of the
interrupt enable bits on or off. This bit is cleared when an
interrupt routine is entered to disable further interrupt
and is set by executing the ²RETI² instruction.
Rev. 1.10
The control register specifies which pins of that port are
set as inputs and which are set as outputs. To setup a
pin as an input, the corresponding bit of the control register must be set high, for an output it must be set low.
During program initialisation, it is important to first setup
the control registers to specify which pins are outputs
and which are inputs before reading data from or writing
data to the I/O ports. One flexible feature of these registers is the ability to directly program single bits using the
13
February 1, 2011
HT82B60R
²SET [m].i² and ²CLR [m].i² instructions. The ability to
change I/O pins from output to input and vice versa by
manipulating specific bits of the I/O control registers during normal program operation is a useful feature of
these devices.
Pull-high Resistors
Many product applications require pull-high resistors for
their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, I/O pins, when configured as an input have the
capability of being connected to an internal pull-high resistor. The pull-high resistors are selectable via configuration options and are implemented using weak PMOS
transistors. A pin or nibble option on the I/O ports can be
selected to select pull-high Resistors.
Bank Pointer - BP
The Special Purpose Data Memory is divided into two
Banks, Bank 0 and Bank 1. The USB control registers
are located in Bank 1, while all other registers are located in Bank 1. The Bank Pointer selects which bank
data is to be accessed from. If Bank 0 is to be accessed
then BP must be set to a value of 00H, while if Bank 1 is
to be accessed then BP must be set to a value of 01H.
b 7
b 0
B P 0
Port A CMOS/NMOS/PMOS Structure
The pins on Port A can be setup via configuration option
to be either CMOS, NMOS or PMOS types.
B a n k P o in te r
B P 0
0
1
Port B VDD/V33O Option Structure
D a ta M e m o ry
B a n k 0
B a n k 1
The power supply for the Port B pins can be setup via
configuration option to be either VDD or V33O.
N o t u s e d , m u s t b e re s e t to "0 "
Port Pin Wake-up
Bank Pointer
If the HALT instruction is executed, the device will enter
the Power Down Mode, where the system clock will stop
resulting in power being conserved, a feature that is important for battery and other low-power applications.
Various methods exist to wake-up the microcontroller,
one of which is to change the logic condition on one of
the port pins from high to low. After a HALT instruction
forces the microcontroller into entering the Power Down
Mode, the processor will remain in a low-power state until the logic condition of the selected wake-up pin on the
port pin changes from high to low. This function is especially suitable for applications that can be woken up via
external switches. Each pin on PA, PB, PC, PD, PE and
PF0~PF1 has the capability to wake-up the device on an
external falling edge. Note that some pins can only be
setup nibble wide whereas other can be bit selected to
have a wake-up function.
Serial Interface Registers
The device contains two serial interfaces, an SPI and an
I2C interface. The SIMCTL0, SIMCTL1, SIMCTL2 and
SIMAR are the control registers for the Serial Interface
function while the SIMDR is the data register for the Serial Interface Data.
Software COM Register - SCOMC
The pins PC0~PC3 on Port C can be used as COM lines
to drive an external LCD panel. To implement this function, the LCDC register is used to setup the correct bias
voltages on these pins.
Input/Output Ports
Holtek microcontrollers offer considerable flexibility on
their I/O ports. With the input or output designation of every pin fully under user program control, pull-high options for all ports and wake-up options on certain pins,
the user is provided with an I/O structure to meet the
needs of a wide range of application possibilities.
I/O Port Control Registers
Each I/O port has its own control register PAC, PBC,
PCC, PDC, PEC and PFC, to control the input/output
configuration. With this control register, each CMOS output or input with or without pull-high resistor structures
can be reconfigured dynamically under software control.
Each of the I/O ports is directly mapped to a bit in its associated port control register. Note that several pins can be
setup to have NMOS outputs using configuration options.
Depending upon which package is chosen, the
microcontroller provides up to 42 bidirectional input/output lines labeled with port names PA, PB, PC, PD, PE
and PF0~PF1.
These I/O ports are mapped to the Data Memory with
addresses as shown in the Special Purpose Data Memory table. For input operation, these ports are non-latching, which means the inputs must be ready at the T2
rising edge of instruction ²MOV A,[m]², where m denotes the port address. For output operation, all the data
is latched and remains unchanged until the output latch
is rewritten.
Rev. 1.10
For the I/O pin to function as an input, the corresponding
bit of the control register must be written as a ²1². This
will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit
of the control register is written as a ²0², the I/O pin will
be setup as an output. If the pin is currently setup as an
output, instructions can still be used to read the output
register. However, it should be noted that the program
14
February 1, 2011
HT82B60R
must select the timer mode, which has an internal
clock source, to prevent the input pin from interfering
with the timer operation.
will in fact only read the status of the output data latch
and not the actual logic status of the output pin.
Pin-shared Functions
External Interrupt Input
The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design
constraints on designers but by supplying pins with
multi-functions, many of these difficulties can be overcome. For some pins, the chosen function of the
multi-function I/O pins is set by configuration options
while for others the function is set by application program control.
The external interrupt pin INT is pin-shared with the I/O
pin PB5. For applications not requiring an external interrupt input, the pin-shared external interrupt pin can be
used as a normal I/O pin, however to do this, the external interrupt enable bits in the INTC1 register must be
disabled.
COM Driver Pins
Pins PC0~PC3 on Port C can be used as LCD COM
driver pins. This function is controlled using the LCDC
register which will generate the necessary 1/2 bias signals on these four pins.
· External Interrupt Input
The external interrupt pin, INT is pin-shared with the
I/O pin PB5. For applications not requiring an external
interrupt input, the pin-shared external interrupt pin
can be used as a normal I/O pin, however to do this,
the external interrupt enable bit in the INTC1 register
must be disabled.
Serial Interface Module
The device pins, PB0~PB3, are pin-shared with pins
SDA, SCL, SCS, SCK, SDI, SDO. The choice of which
function is used is selected using the SIMCTL0 register.
· External Timer0 Clock Input
The external timer pin TMR0 is pin-shared with the I/O
pin PA6. To configure this pin to operate as timer input,
the corresponding control bits in the timer control register must be correctly set. For applications that do not
require an external timer input, this pin can be used as
a normal I/O pin. Note that if used as a normal I/O pin
the timer mode control bits in the timer control register
must select the timer mode, which has an internal
clock source, to prevent the input pin from interfering
with the timer operation.
I/O Pin Structures
The diagram illustrates a generic I/O pin internal structures. As the exact logical construction of the I/O pin will
differ and as the pin-shared structures are not illustrated
this diagram is supplied as a guide only to assist with the
functional understanding of the I/O pins.
· External Timer1 Clock Input
Programming Considerations
The external timer pin TMR1 is pin-shared with the I/O
pin PA7. To configure this pin to operate as timer input,
the corresponding control bits in the timer control register must be correctly set. For applications that do not
require an external timer input, this pin can be used as
a normal I/O pin. Note that if used as a normal I/O pin
the timer mode control bits in the timer control register
Within the user program, one of the first things to consider is port initialisation. After a reset, all of the data and
port control register will be set high. This means that all
I/O pins will default to an input state, the level of which
depends on the other connected circuitry and whether
pull-high options have been selected. If the PAC, PBC,
V
P u ll- H ig h
O p tio n
C o n tr o l B it
D a ta B u s
W r ite C o n tr o l R e g is te r
Q
D
W r ite D a ta R e g is te r
S y s te m
(P B )
W e a k
P u ll- u p
S
I/O
p in
D a ta B it
Q
D
C K
Q
S
R e a d D a ta R e g is te r
/V 3 3 O
Q
C K
C h ip R e s e t
R e a d C o n tr o l R e g is te r
D D
M
U
X
W a k e -u p
W a k e - u p O p tio n
Input/Output Ports
Rev. 1.10
15
February 1, 2011
HT82B60R
Depending upon the condition of the T0E or T1E bit in
the Timer Control Register, each high to low, or low to
high transition on the external timer input pin will increment the Timer/Event Counter by one.
PCC, PDC, PEC and PFC port control register, are then
programmed to setup some pins as outputs, these output pins will have an initial high output value unless the
associated PA, PB, PC, PD, PE and PF port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide
by loading the correct value into the port control register
or by programming individual bits in the port control register using the ²SET [m].i² and ²CLR [m].i² instructions.
Note that when using these bit control instructions, a
read-modify-write operation takes place. The
microcontroller must first read in the data on the entire
port, modify it to the required new bit values and then rewrite this data back to the output ports.
T 1
S y s te m
T 2
T 3
T 4
T 1
T 2
T 3
Configuring the Timer/Event Counter Input Clock
Source
The Timer/Event Counter¢s clock can originate from various sources. The system clock source is used when the
Timer/Event Counter 0 is in the timer mode or in the
pulse width measurement mode. The instruction clock
source (system clock source divided by 4) is used when
the Timer/Event Counter 1 is in the timer mode or in the
pulse width measurement mode. The external clock
source is used when the Timer/Event Counter is in the
event counting mode, the clock source being provided
on the external timer pin, TMR0 or TMR1. Depending
upon the condition of the T0E or T1E bit, each high to
low, or low to high transition on the external timer pin will
increment the counter by one.
T 4
C lo c k
P o rt D a ta
W r ite to P o r t
R e a d fro m
P o rt
Read/Write Timing
Timer Register - TMR0, TMR1L/TMR1H
The timer registers are special function registers located
in the Special Purpose RAM Data Memory and are the
places where the actual timer values are stored. For
8-bit Timer/Event Counter 0, this register is known as
TMR0. For 16-bit Timer/Event Counter 1, the timer registers are known as TMR1L and TMR1H. The value in
the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from
the initial value loaded by the preload register to the full
count of FFH for the 8-bit timer or FFFFH for the 16-bit
timer at which point the timer overflows and an internal
interrupt signal is generated. The timer value will then
be reset with the initial preload register value and continue counting.
All pins have the additional capability of providing
wake-up functions. When the device is in the Power
Down Mode, various methods are available to wake the
device up. One of these is a high to low transition of any
of the Port pins. Single or multiple pins can be setup to
have this function.
Timer/Event Counters
The provision of timers form an important part of any
microcontroller, giving the designer a means of carrying
out time related functions. This device contains two
count-up timers of 8-bit and 16-bit capacities respectively. As each timer has three different operating
modes, they can be configured to operate as a general
timer, an external event counter or as a pulse width
measurement device.
To achieve a maximum full range count of FFH for the
8-bit timer or FFFFH for the 16-bit timer, the preload registers must first be cleared to all zeros. It should be
noted that after power-on, the preload register will be in
an unknown condition. Note that if the Timer/Event
Counter is switched off and data is written to its preload
registers, this data will be immediately written into the
actual timer registers. However, if the Timer/Event
Counter is enabled and counting, any new data written
into the preload data registers during this period will remain in the preload registers and will only be written into
the timer registers the next time an overflow occurs.
There are two types of registers related to the
Timer/Event Counters. The first is the register that contains the actual value of the Timer/Event Counter and
into which an initial value can be preloaded, and is
known as TMR0, TMR1H or TMR1L. Reading from this
register retrieves the contents of the Timer/Event Counter. The second type of associated register is the Timer
Control Register, which defines the timer options and
determines how the Timer/Event Counter is to be used,
and has the name TMR0C or TMR1C. This device can
have the timer clocks configured to come from the internal clock sources. In addition, the timer clock source can
also be configured to come from the external timer pins.
For the 16-bit Timer/Event Counter which has both low
byte and high byte timer registers, accessing these registers is carried out in a specific way. It must be note
when using instructions to preload data into the low byte
timer register, namely TMR1L, the data will only be
placed in a low byte buffer and not directly into the low
byte timer register. The actual transfer of the data into
The external clock source is used when the Timer/Event
Counter is in the event counting mode, the clock source
being provided on the external timer pin. The pin has the
name TMR0 or TMR1 and is pin-shared with an I/O pin.
Rev. 1.10
16
February 1, 2011
HT82B60R
D a ta B u s
P r e lo a d R e g is te r
T 0 M 1
fS
T M R 0
Y S
/4
R e lo a d
T 0 M 0
T im e r /E v e n t C o u n te r
M o d e C o n tro l
T 0 E
T im e r /E v e n t
C o u n te r
T 0 O N
O v e r flo w
to In te rru p t
8 - B it T im e r /E v e n t C o u n te r
8-bit Timer/Event Counter 0 Structure
D a ta B u s
L o w B y te
B u ffe r
T 1 M 1
fS
T M R 1
Y S
/4
1 6 - B it
P r e lo a d R e g is te r
T 1 M 0
T im e r /E v e n t C o u n te r
M o d e C o n tro l
T 1 E
H ig h B y te
T 1 O N
L o w
R e lo a d
B y te
1 6 - B it T im e r /E v e n t C o u n te r
O v e r flo w
to In te rru p t
16-bit Timer/Event Counter 1 Structure
b 7
T 0 M 1
b 0
T 0 M 0
T 0 O N
T 0 E
T M R 0 C
R e g is te r
N o t im p le m e n te d , r e a d a s " 0 "
T im e r /E v e n t C o u n te r 0 a c tiv e e d g e s e le c t
1 : c o u n t o n fa llin g e d g e
0 : c o u n t o n r is in g e d g e
T im e r /E v e n t C o u n te r 0 C o u n tin g E n a b le
1 : e n a b le
0 : d is a b le
N o t im p le m e n te d , r e a d a s " 0 "
O p e r a tin g M
T
T 0 M 1
0
0
1
1
o d e S e le c
0 M 0
n o
0
e v
1
tim
0
1
p u
t
m o d
e n t c
e r m
ls e w
e a v a ila b le
o u n te r m o d e
o d e
id th m e a s u r e m e n t m o d e
Timer/Event Counter 0 Control Register
b 7
T 1 M 1
b 0
T 1 M 0
T 1 O N
T 1 E
T M R 1 C
R e g is te r
N o t im p le m e n te d , r e a d a s " 0 "
T im e r /E v e n t C o u n te r 1 a c tiv e e d g e s e le c t
1 : c o u n t o n fa llin g e d g e
0 : c o u n t o n r is in g e d g e
T im e r /E v e n t C o u n te r 1 c o u n tin g e n a b le
1 : e n a b le
0 : d is a b le
N o t im p le m e n te d , r e a d a s " 0 "
O p e r a tin g m o d e s e le c
T 1 M 0
T 1 M 1
n o
0
0
e v
1
0
tim
0
1
1
1
p u
t
m o d
e n t c
e r m
ls e w
e a v a ila b le
o u n te r m o d e
o d e
id th m e a s u r e m e n t m o d e
Timer/Event Counter 1 Control Register
Rev. 1.10
17
February 1, 2011
HT82B60R
the low byte timer register is only carried out when a
write to its associated high byte timer register, namely
TMR1H, is executed. On the other hand, using instructions to preload data into the high byte timer register will
result in the data being directly written to the high byte
timer register. At the same time the data in the low byte
buffer will be transferred into its associated low byte
timer register. For this reason, the low byte timer register should be written first when preloading data into the
16-bit timer registers. It must also be noted that to read
the contents of the low byte timer register, a read to the
high byte timer register must be executed first to latch
the contents of the low byte timer register into its associated low byte buffer. After this has been done, the low
byte timer register can be read in the normal way. Note
that reading the low byte timer register will result in reading the previously latched contents of the low byte buffer
and not the actual contents of the low byte timer register.
the counter to run, clearing the bit stops the counter. If
the timer is in the event count or pulse width measurement mode, the active transition edge level type is selected by the logic level of bit 3 of the Timer Control
Register which is known as T0E or T1E, depending
upon which timer is used.
Timer Control Register - TMR0C/TMR1C
In this mode the internal clock, fSYS/4 is used as the internal clock for the Timer/Event Counters. After the other
bits in the Timer Control Register have been setup, the
enable bit T0ON or T1ON, which is bit 4 of the Timer
Control Register, can be set high to enable the
Timer/Event Counter to run.Each time an internal clock
cycle occurs, the Timer/Event Counter increments by
one. When it is full and overflows, an interrupt signal is
generated and the Timer/Event Counter will reload the
value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in
the Interrupt Control Register, INTC0, is reset to zero.
Configuring the Timer Mode
In this mode, the Timer/Event Counter can be utilised to
measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows. To operate in this mode, the Operating Mode
Select bit pair, T0M1/T0M0 or T1M1/T1M0, in the Timer
Control Register must be set to the correct value as
shown.
Bit7 Bit6
Control Register Operating Mode
Select Bits for the Timer Mode
The flexible features of the Holtek microcontroller
Timer/Event Counters enable them to operate in three
different modes, the options of which are determined by
the contents of their respective control register. For devices are two timer control registers known as TMR0C,
TMR1C . It is the timer control register together with its
corresponding timer registers that control the full operation of the Timer/Event Counters. Before the timers can
be used, it is essential that the appropriate timer control
register is fully programmed with the right data to ensure
its correct operation, a process that is normally carried
out during program initialization.
1
0
Configuring the Event Counter Mode
To choose which of the three modes the timer is to operate in, either in the timer mode, the event counting mode
or the pulse width measurement mode, bits 7 and 6 of
the Timer Control Register, which are known as the bit
pair T0M1/T0M0 or T1M1/T1M0 respectively, depending upon which timer is used, must be set to the required
logic levels. The timer-on bit, which is bit 4 of the Timer
Control Register and known as T0ON or T1ON, depending upon which timer is used, provides the basic on/off
control of the respective timer. Setting the bit high allows
In this mode, a number of externally changing logic
events, occurring on the external timer pin, can be recorded by the Timer/Event Counter. To operate in this
mode, the Operating Mode Select bit pair, T0M1/T0M0
or T1M1/T1M0, in the Timer Control Register must be
set to the correct value as shown.
Control Register Operating Mode
Select Bits for the Event Counter Mode
Bit7 Bit6
0
1
P r e s c a le r O u tp u t
In c re m e n t
T im e r C o n tr o lle r
T im e r + 1
T im e r + 2
T im e r + N
T im e r + N + 1
Timer Mode Timing Chart
E x te rn a l E v e n t
In c re m e n t
T im e r C o u n te r
T im e r + 1
T im e r + 2
T im e r + 3
Event Counter Mode Timing Chart
Rev. 1.10
18
February 1, 2011
HT82B60R
In this mode, the external timer pin, TMR0 or TMR1, is
used as the Timer/Event Counter clock source, however
it is not divided by the internal prescaler. After the other
bits in the Timer Control Register have been setup, the
enable bit T0ON or T1ON, which is bit 4 of the Timer
Control Register, can be set high to enable the
Timer/Event Counter to run. If the Active Edge Select bit
T0E or T1E, which is bit 3 of the Timer Control Register,
is low, the Timer/Event Counter will increment each time
the external timer pin receives a low to high transition. If
the Active Edge Select bit is high, the counter will increment each time the external timer pin receives a high to
low transition. When it is full and overflows, an interrupt
signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register
and continue counting. The interrupt can be disabled by
ensuring that the Timer/Event Counter Interrupt Enable
bit in the Interrupt Control Register, INTC0, is reset to
zero.
In this mode the internal clock, fSYS/4 is used as the internal clock for the Timer/Event Counters. After the other
bits in the Timer Control Register have been setup, the
enable bit T0ON or T1ON, which is bit 4 of the Timer
Control Register, can be set high to enable the
Timer/Event Counter, however it will not actually start
counting until an active edge is received on the external
timer pin.
If the Active Edge Select bit T0E or T1E, which is bit 3 of
the Timer Control Register, is low, once a high to low
transition has been received on the external timer pin,
TMR0 or TMR1, the Timer/Event Counter will start
counting until the external timer pin returns to its original
high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop
counting. If the Active Edge Select bit is high, the
Timer/Event Counter will begin counting once a low to
high transition has been received on the external timer
pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit
will be automatically reset to zero and the Timer/Event
Counter will stop counting. It is important to note that in
the Pulse Width Measurement Mode, the enable bit is
automatically reset to zero when the external control
signal on the external timer pin returns to its original
level, whereas in the other two modes the enable bit can
only be reset to zero under program control.
As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as an event
counter input pin, two things have to happen. The first is
to ensure that the Operating Mode Select bits in the
Timer Control Register place the Timer/Event Counter in
the Event Counting Mode, the second is to ensure that
the port control register configures the pin as an input. It
should be noted that in the event counting mode, even if
the microcontroller is in the Power Down Mode, the
Timer/Event Counter will continue to record externally
changing logic events on the timer input pin. As a result
when the timer overflows it will generate a timer interrupt
and corresponding wake-up source.
The residual value in the Timer/Event Counter, which
can now be read by the program, therefore represents
the length of the pulse received on the external timer
pin. As the enable bit has now been reset, any further
transitions on the external timer pin will be ignored. Not
until the enable bit is again set high by the program can
the timer begin further pulse width measurements. In
this way, single shot pulse measurements can be easily
made.
Configuring the Pulse Width Measurement Mode
In this mode, the Timer/Event Counter can be utilised to
measure the width of external pulses applied to the external timer pin. To operate in this mode, the Operating
Mode Select bit pair, T0M1/T0M0 or T1M1/T1M0, in the
Timer Control Register must be set to the correct
valueas shown.
It should be noted that in this mode the Timer/Event
Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the
Timer/Event Counter is full and overflows, an interrupt
signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register
and continue counting. The interrupt can be disabled by
Bit7 Bit6
Control Register Operating Mode Select
Bits for the Pulse Width Measurement Mode 1
1
E x te r n a l T im e r
P in In p u t
T 0 O N o r T 1 O N
( w ith T 0 E o r T 1 E = 0 )
P r e s c a le r O u tp u t
In c re m e n t
T im e r C o u n te r
+ 1
T im e r
+ 2
+ 3
+ 4
P r e s c a le r O u tp u t is s a m p le d a t e v e r y fa llin g e d g e o f T 1 .
Pulse Width Measure Mode Timing Chart
Rev. 1.10
19
February 1, 2011
HT82B60R
Care must be taken to ensure that the timers are properly initialised before using them for the first time. The
associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt
associated with the timer will remain inactive. The edge
select, timer mode and clock source control bits in timer
control register must also be correctly set to ensure the
timer is properly configured for the required application.
It is also important to ensure that an initial value is first
loaded into the timer registers before the timer is
switched on; this is because after power-on the initial
values of the timer registers are unknown. After the
timer has been initialised the timer can be turned on and
off by controlling the enable bit in the timer control register. Note that setting the timer enable bit high to turn the
timer on, should only be executed after the timer mode
bits have been properly setup. Setting the timer enable
bit high together with a mode bit modification, may lead
to improper timer operation if executed as a single timer
control register byte write instruction.
ensuring that the Timer/Event Counter Interrupt Enable
bit in the Interrupt Control Register, INTC0, is reset to
zero.
As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as a pulse
width measurement pin, two things have to happen. The
first is to ensure that the Operating Mode Select bits in
the Timer Control Register place the Timer/Event Counter in the Pulse Width Measurement Mode, the second
is to ensure that the port control register configures the
pin as an input.ot by the logic level.
I/O Interfacing
The Timer/Event Counter, when configured to run in the
event counter or pulse width measurement mode, require the use of the external TMR0 and TMR1 pins for
correct operation. As these pins are shared pins they
must be configured correctly to ensure they are setup
for use as Timer/Event Counter inputs and not as a normal I/O pins. This is implemented by ensuring that the
mode select bits in the Timer/Event Counter control register, select either the event counter or pulse width measurement mode. Additionally the Port Control Register
bits for these pins must be set high to ensure that the pin
is setup as an input. Any pull-high resistor configuration
option on these pins will remain valid even if the pin is
used as a Timer/Event Counter input.
When the Timer/Event counter overflows, its corresponding interrupt request flag in the interrupt control
register will be set. If the timer interrupt is enabled this
will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a
Timer/Event counter overflow will also generate a
wake-up signal if the device is in a Power-down condition. This situation may occur if the Timer/Event Counter
is in the Event Counting Mode and if the external signal
continues to change state. In such a case, the
Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be
woken up from its Power-down condition. To prevent
such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the
²HALT² instruction to enter the Power Down Mode.
Programming Considerations
When configured to run in the timer mode, the internal
system clock is used as the timer clock source and is
therefore synchronised with the overall operation of the
microcontroller. In this mode when the appropriate timer
register is full, the microcontroller will generate an internal
interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width measurement mode, the internal system clock is also used as
the timer clock source but the timer will only run when the
correct logic condition appears on the external timer input
pin. As this is an external event and not synchronised
with the internal timer clock, the microcontroller will only
see this external event when the next timer clock pulse
arrives. As a result, there may be small differences in
measured values requiring programmers to take this into
account during programming. The same applies if the
timer is configured to be in the event counting mode,
which again is an external event and not synchronised
with the internal system or timer clock.
Timer Program Example
This program example shows how the Timer/Event
Counter registers are setup, along with how the interrupts are enabled and managed. Note how the
Timer/Event Counter is turned on, by setting bit 4 of the
Timer Control Register. The Timer/Event Counter can
be turned off in a similar way by clearing the same bit.
This example program sets the Timer/Event Counter to
be in the timer mode, which uses the internal system
clock as the clock source.
When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid
errors, however as this may result in a counting error,
this should be taken into account by the programmer.
Rev. 1.10
20
February 1, 2011
HT82B60R
org 04h
; USB interrupt vector
reti
org 08h
; Timer/Event Counter interrupt vector
jmp tmr0int
; jump here when Timer0 overflows
:
org 20h
; main program
;internal Timer/Event Counter 0 interrupt routine
Tmr0int:
:
; Timer/Event Counter 0 main program placed here
:
reti
:
:
begin:
;setup Timer registers
mov a,09bh
; setup Timer preload value
mov tmr0,a;
mov a,080h
; setup Timer control register
mov tmr0c,a
; timer mode
; setup interrupt register
mov a,005h
; enable master interrupt and timer interrupt
INTC0,a
set tmr0c.4
; start Timer/Event Counter - note mode bits must be previously setup
Interrupts
microcontroller will then fetch its next instruction from
this interrupt vector. The instruction at this vector will
usually be a JMP statement which will jump to another
section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be
terminated with a RETI statement, which retrieves the
original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.
Interrupts are an important part of any microcontroller
system. When an internal function such as a
Timer/Event Counter overflow or a USB interrupt occur
or an external event or SPI/I2C interrupt occur , their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to
direct attention to their respective needs. The external
interrupt is controlled by the action of the external interrupt pin, while the internal interrupts are controlled by
the Timer/Event Counter overflow, USB interrupt or reception.
The various interrupt enable bits, together with their associated request flags, are shown in the accompanying
diagram with their order of priority.
Interrupt Register
Overall interrupt control, which means interrupt enabling
and request flag setting, is controlled by two interrupt
control registers. By controlling the appropriate enable
bits in these registers each individual interrupt can be
enabled or disabled. Also when an interrupt occurs, the
corresponding request flag will be set by the
microcontroller. The global enable flag if cleared to zero
will disable all interrupts.
Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting
from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be
immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing
while the program is already in another interrupt service
routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the
related interrupt is enabled, until the Stack Pointer is
decremented. If immediate service is desired, the stack
must be prevented from becoming full.
Interrupt Operation
When an interrupt occurs, if their appropriate interrupt
enable bit is set, the Program Counter, which stores the
address of the next instruction to be executed, will be
transferred onto the stack. The Program Counter will
then be loaded with a new address which will be the
value of the corresponding interrupt vector. The
Rev. 1.10
21
February 1, 2011
HT82B60R
A u to m a tic a lly D is a b le d b y IS R
C a n b e E n a b le d M a n u a lly
A u to m a tic a lly C le a r e d b y IS R
M a n u a lly S e t o r C le a r e d b y S o ftw a r e
P r io r ity
U S B In te rru p t
R e q u e s t F la g U S B F
E U I
T im e r /E v e n t C o u n te r 0 O v e r flo w
In te r r u p t R e q u e s t F la g T 0 F
E T 0 I
T im e r /E v e n t C o u n te r 1 O v e r flo w
In te r r u p t R e q u e s t F la g T 1 F
E T 1 I
S P I / I2 C I n t e r r u p t
R e q u e s t F la g S IM F
S IM I
E x te rn a l In te rru p t
R e q u e s t F la g E IF
E E I
E M I
H ig h
In te rru p t
P o llin g
L o w
Interrupt Structure
Interrupt Priority
When the interrupt is enabled, the stack is not full and
the USB interrupt is active, a subroutine call to location
04H will occur. The interrupt request flag, USBF, and the
EMI bit will be cleared to disable other interrupts.
Interrupts, occurring in the interval between the rising
edges of two consecutive T2 pulses, will be serviced on
the latter of the two T2 pulses, if the corresponding interrupts are enabled. In case of simultaneous requests,
the following table shows the priority that is applied.
These can be masked by resetting the EMI bit.
Priority
Vector
USB Interrupt
Interrupt Source
1
0004H
Timer/Event Counter 0 Overflow
Interrupt
2
0008H
Timer/Event Counter 1 Overflow
Interrupt
3
000CH
SPI/I2C Interrupt
4
0010H
External Interrupt
5
0014H
When the PC Host accesses the FIFO of the device, the
corresponding request bit, USR, is set, and a USB interrupt is triggered. So the user can easy determine which
FIFO has been accessed. When the interrupt has been
served, the corresponding bit should be cleared by firmware. When the device receive a USB Suspend signal
from Host PC, the suspend line (bit0 of USC) is set and a
USB interrupt is also triggered.
Also when device receive a Resume signal from Host
PC, the resume line (bit3 of USC) is set and a USB interrupt is triggered.
Timer/Event Counter Interrupt
In cases where both external and internal interrupts are
enabled and where an external and internal interrupt occurs simultaneously, the external interrupt will always
have priority and will therefore be serviced first. Suitable
masking of the individual interrupts using the interrupt
registers can prevent simultaneous occurrences.
For a Timer/Event Counter interrupt to occur, the global
interrupt enable bit, EMI, and the corresponding timer
interrupt enable bit, ET0I/ET1I, must first be set. An actual Timer/Event Counter interrupt will take place when
the Timer/Event Counter interrupt request flag,
T0F/T1F, is set, a situation that will occur when the
Timer/Event Counter overflows. When the interrupt is
enabled, the stack is not full and a Timer/Event Counter
overflow occurs, a subroutine call to the timer interrupt
vector at location 08H/0CH, will take place. When the interrupt is serviced, the timer interrupt request flag,
T0F/T1F, will be automatically reset and the EMI bit will
be automatically cleared to disable other interrupts.
USB Interrupt
The USB interrupts are triggered by the following USB
events causing the related interrupt request flag, USBF,
to be set.
· Access of the corresponding USB FIFO from PC
· A USB suspend signal from the PC
· A USB resume signal from the PC
· A USB Reset signal
Rev. 1.10
22
February 1, 2011
HT82B60R
b 7
b 0
T 1 F
T 0 F
U S B F
E T 1 I
E T 0 I
E U I
E M I
IN T C 0 R e g is te r
M a s te r in te r r u p t g lo b a l e n a b le
1 : g lo b a l e n a b le
0 : g lo b a l d is a b le
U S B in te r r u p t e n a b le
1 : e n a b le
0 : d is a b le
T im e r /E v e n t C o u n te r 0 in te r r u p t e n a b le
1 : e n a b le
0 : d is a b le
T im e r /E v e n t C o u n te r 1 in te r r u p t e n a b le
1 : e n a b le
0 : d is a b le
U S B in te r r u p t r e q u e s t fla g
1 : a c tiv e
0 : in a c tiv e
T im e r /E v e n t C o u n te r 0 in te r r u p t r e q u e s t fla g
1 : a c tiv e
0 : in a c tiv e
T im e r /E v e n t C o u n te r 1 in te r r u p t r e q u e s t fla g
1 : a c tiv e
0 : in a c tiv e
F o r te s t m o d e o n ly
M u s t b e w r itte n a s " 0 " ; o th e r w is e m a y r e s u lt in u n p r e d ic ta b le o p e r a tio n
INTC0 Register
b 7
b 0
E IF
S IM F
E E I
S IM I
IN T C 1 R e g is te r
S P I/ I2 C in te r r u p t e n a b le
1 : e n a b le
0 : d is a b le
E x te r n a l in te r r u p t e n a b le
1 : e n a b le
0 : d is a b le
F o r te s t m o d e o n ly
M u s t b e w r itte n a s " 0 " ; o th e r w is e m a y r e s u lt in u n p r e d ic ta b le o p e r a tio n
2
S P I/I C in te r r u p t r e q u e s t fla g
1 : a c tiv e
0 : in a c tiv e
E x te r n a l in te r r u p t r e q u e s t fla g
1 : a c tiv e
0 : in a c tiv e
F o r te s t m o d e o n ly
M u s t b e w r itte n a s " 0 " ; o th e r w is e m a y r e s u lt in u n p r e d ic ta b le o p e r a tio n
INTC0 Register
Rev. 1.10
23
February 1, 2011
HT82B60R
SPI/I2C Interface Interrupt
Only the Program Counter is pushed onto the stack. If
the contents of the accumulator or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents
should be saved in advance.
For an SPI/I2C interrupt to occur, the global interrupt enable bit, EMI, and the corresponding interrupt enable bit,
SIMI must be first set. An actual SPI/I2C interrupt will
take place when the SPI/I2C interrupt request flag, SIMF,
is set, a situation that will occur when a byte of data has
been transmitted or received by the SPI/I2C interface or
when an I2C address match occurs. When the interrupt
is enabled, the stack is not full and a byte of data has
been transmitted or received by the SPI/I2C interface or
an I2C address match occurs, a subroutine call to the
SPI/I2C interrupt vector, will take place. When the interrupt is serviced, the SPI/I2C request flag, SIMF, will be
automatically reset and the EMI bit will be automatically
cleared to disable other interrupts.
Reset and Initialisation
A reset function is a fundamental part of any
microcontroller ensuring that the device can be set to
some predetermined condition irrespective of outside
parameters. The most important reset condition is after
power is first applied to the microcontroller. In this case,
internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready
to execute the first program instruction. After this
power-on reset, certain important internal registers will
be set to defined states before the program commences. One of these registers is the Program Counter,
which will be reset to zero forcing the microcontroller to
begin program execution from the lowest Program
Memory address.
External Interrupt
For an external interrupt to occur, the global interrupt enable bit, EMI, and external interrupt enable bit, EEI,
must first be set. An actual external interrupt will take
place when the external interrupt request flag, EIF, is
set, a situation that will occur when a negative edge
transition appears on the INT pin. The external interrupt
pin is pin-shared with the I/O pin PB5 and can only be
configured as an external interrupt pin if its corresponding external interrupt enable bit in the INTC1 register
has been set. The pin must also be setup as an input by
setting the corresponding PBC.5 bit in the port control
register. When the interrupt is enabled, the stack is not
full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector will take place. When the interrupt is
serviced, the external interrupt request flags, EIF, will be
automatically reset and the EMI bit will be automatically
cleared to disable other interrupts. Note that any
pull-high resistor selections on this pin will remain valid
even if the pin is used as an external interrupt input.
In addition to the power-on reset, situations may arise
where it is necessary to forcefully apply a reset condition
when the microcontroller is running. One example of this
is where after power has been applied and the
microcontroller is already running, the RES line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain
unchanged allowing the microcontroller to proceed with
normal operation after the reset line is allowed to return
high. Another type of reset is when the Watchdog Timer
overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.
Another reset exists in the form of a Low Voltage Reset,
LVR, where a full reset, similar to the RES reset is implemented in situations where the power supply voltage
falls below a certain threshold.
Programming Considerations
By disabling the interrupt enable bits, a requested interrupt can be prevented from being serviced, however,
once an interrupt request flag is set, it will remain in this
condition in the interrupt control register until the corresponding interrupt is serviced or until the request flag is
cleared by a software instruction.
Reset Functions
There are five ways in which a microcontroller reset can
occur, through events occurring both internally and externally:
· Power-on Reset
The most fundamental and unavoidable reset is the
one that occurs after power is first applied to the
microcontroller. As well as ensuring that the Program
Memory begins execution from the first memory address, a power-on reset also ensures that certain
other registers are preset to known conditions. All the
I/O port and port control registers will power up in a
high condition ensuring that all pins will be first set to
inputs.
Although the microcontroller has an internal RC reset
function, if the VDD power supply rise time is not fast
enough or does not stabilise quickly at power-on, the
internal reset function may be incapable of providing a
It is recommended that programs do not use the ²CALL
subroutine² instruction within the interrupt subroutine.
Interrupts often occur in an unpredictable manner or
need to be serviced immediately in some applications. If
only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged
once a ²CALL subroutine² is executed in the interrupt
subroutine.
All of these interrupts have the capability of waking up
the processor when in the Power Down Mode.
Rev. 1.10
24
February 1, 2011
HT82B60R
pin, the correct reset configuration option must be selected.
proper reset operation. In such cases it is recommended that an external RC network is connected to
the RES pin, whose additional time delay will ensure
that the RES pin remains low for an extended period
to allow the power supply to stabilise. During this time
delay, normal operation of the microcontroller will be
inhibited. After the RES line reaches a certain voltage
value, the reset delay time tRSTD is invoked to provide
an extra delay time after which the microcontroller will
begin normal operation. The abbreviation SST in the
figures stands for System Start-up Timer.
R E S
0 .4 V
0 .9 V
D D
D D
tR
S T D
S S T T im e - o u t
In te rn a l R e s e t
RES Reset Timing Chart
· Low Voltage Reset - LVR
V D D
0 .9 V
R E S
tR
The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is selected via a configuration
option. If the supply voltage of the device drops to
within a range of 0.9V~VLVR such as might occur when
changing the battery, the LVR will automatically reset
the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between
0.9V~VLVR must exist for a time greater than that specified by tLVR in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR
will ignore the low supply voltage and will not perform
a reset function. The actual VLVR value can be selected via configuration options.
D D
S T D
S S T T im e - o u t
In te rn a l R e s e t
Power-On Reset Timing Chart
For most applications a resistor connected between
VDD and the RES pin and a capacitor connected between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to the RES
pin should be kept as short as possible to minimise
any stray noise interference.
L V R
tR
V D D
In te rn a l R e s e t
R E S
0 .1 m F
Low Voltage Reset Timing Chart
V S S
· Watchdog Time-out Reset during Normal Operation
Basic Reset Circuit
The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to ²1².
For applications that operate within an environment
where more noise is present the Enhanced Reset Circuit shown is recommended.
0 .0 1 m F
W D T T im e - o u t
tS
S T
S S T T im e - o u t
V D D
WDT Time-out Reset during Power Down
Timing Chart
1 0 0 k W
R E S
· Watchdog Time-out Reset during Power Down
1 0 k W
The Watchdog time-out Reset during Power Down is
a little different from other kinds of reset. Most of the
conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to
²0² and the TO flag will be set to ²1². Refer to the A.C.
Characteristics for tSST details.
0 .1 m F
V S S
Enhanced Reset Circuit
More information regarding external reset circuits is
located in Application Note HA0075E on the Holtek
website.
W D T T im e - o u t
tR
· RES Pin Reset
S T D
S S T T im e - o u t
This type of reset occurs when the microcontroller is
already running and the RES pin is forcefully pulled
low by external hardware such as an external switch.
In this case as in the case of other reset, the Program
Counter will reset to zero and program execution initiated from this point. Note that as the external reset pin
is also pin-shared with PA7, if it is to be used as a reset
Rev. 1.10
S T D
S S T T im e - o u t
1 0 0 k W
In te rn a l R e s e t
WDT Time-out Reset during Normal Operation
Timing Chart
25
February 1, 2011
HT82B60R
Reset Initial Conditions
The following table indicates the way in which the various components of the microcontroller are affected after
a power-on reset occurs.
The different types of reset described affect the reset
flags in different ways. These flags, known as PDF and
TO are located in the status register and are controlled by
various microcontroller operations, such as the Power
Down function or Watchdog Timer. The reset flags are
shown in the table:
TO PDF
Item
RESET Conditions
0
0
RES reset during power-on
0
0
RES wake-up during Power Down
0
0
RES or LVR reset during normal operation
1
u
WDT time-out reset during normal operation
1
1
WDT time-out reset during Power Down
Condition After RESET
Program Counter
Reset to zero
Interrupts
All interrupts will be disabled
WDT
Clear after reset, WDT begins
counting
Timer/Event
Counter
Timer Counter will be turned off
Prescaler
The Timer Counter Prescaler will
be cleared
Input/Output Ports I/O ports will be setup as inputs
Note: ²u² stands for unchanged
Stack Pointer
Stack Pointer will point to the top
of the stack
The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable
continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller
is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.
Reset
(Power-on)
WDT Time-out
(Normal
Operation)
RES Reset
(Normal
Operation)
RES Reset
(HALT)
WDT
Time-out
(HALT)*
USB Reset USB Reset
(Normal)
(HALT)
MP0
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
MP1
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
BP
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
ACC
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
PCL
0000H
0000H
0000H
0000H
0000H
0000H
0000H
TBLP
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLH
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
WDTS
1000 0111
1000 0111
1000 0111
1000 0111
uuuu uuuu
1000 0111
1000 0111
STATUS
--00 xxxx
--1u uuuu
--00 uuuu
--00 uuuu
--11 uuuu
--uu uuuu
--01 uuuu
INTC0
-000 0000
-000 0000
-000 0000
-000 0000
-uuu uuuu
-000 0000
-000 0000
Register
INTC1
--00 --00
--00 --00
--00 --00
--00 --00
--uu --uu
--00 --00
--00 --00
TMR0
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR0C
00-0 1000
00-0 1000
00-0 1000
00-0 1000
uu-u uuuu
00-0 1000
00-0 1000
TMR1H
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR1L
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR1C
00-0 1---
00-0 1---
00-0 1---
00-0 1---
uu-u u---
uu-u u---
uu-u u---
PA
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PAC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PB
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PBC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
Rev. 1.10
26
February 1, 2011
HT82B60R
Reset
(Power-on)
WDT Time-out
(Normal
Operation)
RES Reset
(Normal
Operation)
RES Reset
(HALT)
WDT
Time-out
(HALT)*
USB Reset USB Reset
(Normal)
(HALT)
PCC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PD
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PDC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PE
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PEC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PF
---- --11
---- --11
---- --11
---- --11
---- --uu
---- --11
---- --11
PFC
---- --11
---- --11
---- --11
---- --11
---- --uu
---- --11
---- --11
TBHP
---x xxxx
---u uuuu
---u uuuu
---u uuuu
---u uuuu
---u uuuu
---u uuuu
USC
11xx 0000
11xx xu0x
11xx 0000
11xx 0000
uuxx xuux
uu00 0u00
uu00 0u00
SCC
0000 0000
uuu0 uuu0
0000 0000
0000 0000
uuuu uuxu
0uu0 u000
0uu0 u000
USR
0000 0000
u0uu 0000
0000 0000
0000 0000
u0uu 0000
u1uu 0000
u1uu 0000
USB_STAT
--xx 0000
--xx 0000
--xx 0000
--xx 0000
--xx 0000
--xx 0000
--xx 0000
PIPE_CTRL
0000 1110
uuuu uuuu
0000 1110
0000 1110
uuuu uuuu
0000 1110
0000 1110
AWR
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
PIPE
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
STALL
0000 1110
uuuu uuuu
0000 1110
0000 1110
uuuu uuuu
0000 1110
0000 1110
SIES
0x0x x000
uuuu uuuu
0x0x x000
0x0x x000
uuuu uuuu
0x0x x000
0x0x x000
MISC
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
ENDPT_EN
0000 0111
uuuu uuuu
0000 0111
0000 0111
uuuu uuuu
0000 0111
0000 0111
FIFO0
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
FIFO1
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
FIFO2
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
FIFO3
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
SIMCTL0
1110 0000
1110 0000
1110 0000
1110 0000
uuuu uuu0
1110 0000 1110 0000
SIMCTL1
1000 0001
1000 0001
1000 0001
1000 0001
xxxu uxux
1000 0001 1000 0001
SIMDR
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
xxxx xxxx
xxxx xxxx
SIMAR/
SIMCTL2
0000 0000
0000 0000
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
LCDC
0000 0000
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
Register
Note:
²*² means ²warm reset²
²-² not implemented
²u² means ²unchanged²
²x² means ²unknown²
Rev. 1.10
27
February 1, 2011
HT82B60R
Oscillator
Standby Current Considerations
The clock source for these devices is provided by an integrated oscillator requiring no external components.
This oscillator has two fixed frequencies of either 6MHz,
or 12MHz, the selection of which is made by the
SYSCLK bit in the SCC register.
As the main reason for entering the Power Down Mode
is to keep the current consumption of the microcontroller
to as low a value as possible, perhaps only in the order
of several micro-amps, there are other considerations
which must also be taken into account by the circuit designer if the power consumption is to be minimised.
Watchdog Timer Oscillator
The WDT oscillator is a fully self-contained free running
on-chip RC oscillator with a typical period of 65ms at 5V
requiring no external components. When the device enters the Power Down Mode, the system clock will stop
running but the WDT oscillator continues to free-run and
to keep the watchdog active. However, to preserve
power in certain applications the WDT oscillator can be
disabled via a configuration option.
Special attention must be made to the I/O pins on the
device. All high-impedance input pins must be connected to either a fixed high or low level as any floating
input pins could create internal oscillations and result in
increased current consumption. Care must also be
taken with the loads, which are connected to I/O pins,
which are setup as outputs. These should be placed in a
condition in which minimum current is drawn or connected only to external circuits that do not draw current,
such as other CMOS inputs.
Power Down Mode and Wake-up
Power Down Mode
If the configuration options have enabled the Watchdog
Timer internal oscillator then this will continue to run
when in the Power Down Mode and will thus consume
some power. For power sensitive applications it may be
therefore preferable to use the system clock source for
the Watchdog Timer. If any I/O pins are configured as
A/D analog inputs using the channel configuration bits in
the ADCR register, then the A/D converter will be turned
on and a certain amount of power will be consumed. It
may be therefore desirable before entering te Power
Down Mode to ensure that the A/D converter is powered
down by ensuring that any A/D input pins are setup as
normal logic inputs with pull-high resistors.
All of the Holtek microcontrollers have the ability to enter
a Power Down Mode. When the device enters this mode,
the normal operating current, will be reduced to an extremely low standby current level. This occurs because
when the device enters the Power Down Mode, the system oscillator is stopped which reduces the power consumption to extremely low levels, however, as the device
maintains its present internal condition, it can be woken
up at a later stage and continue running, without requiring
a full reset. This feature is extremely important in application areas where the microcontroller must have its power
supply constantly maintained to keep the device in a
known condition but where the power supply capacity is
limited such as in battery applications.
Wake-up
After the system enters the Power Down Mode, it can be
woken up from one of various sources listed as follows:
Entering the Power Down Mode
· An external reset
There is only one way for the device to enter the Power
Down Mode and that is to execute the ²HALT² instruction in the application program. When this instruction is
executed, the following will occur:
· An external all I/O ports
· A system interrupt
· A WDT overflow
· The system oscillator will stop running and the appli-
If the system is woken up by an external reset, the device will experience a full system reset, however, if the
device is woken up by a WDT overflow, a Watchdog
Timer reset will be initiated. Although both of these
wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a
system power-up or executing the clear Watchdog
Timer instructions and is set when executing the ²HALT²
instruction. The TO flag is set if a WDT time-out occurs,
and causes a wake-up that only resets the Program
Counter and Stack Pointer, the other flags remain in
their original status.
cation program will stop at the ²HALT² instruction.
· The Data Memory contents and registers will maintain
their present condition.
· The WDT will be cleared and resume counting if the
WDT clock source is selected to come from the WDT
or RTC oscillator. The WDT will stop if its clock source
originates from the system clock.
· The I/O ports will maintain their present condition.
· In the status register, the Power Down flag, PDF, will
be set and the Watchdog time-out flag, TO, will be
cleared.
Rev. 1.10
28
February 1, 2011
HT82B60R
Each pin on all I/O ports can be setup via an individual
configuration option to permit a negative transition on
the pin to wake-up the system. When a I/O ports pin
wake-up occurs, the program will resume execution at
the instruction following the ²HALT² instruction.
Watchdog Timer
The WDT clock source is implemented by a dedicated
RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), enabled using a configuration
option. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location
with unpredictable results. If the Watchdog Timer is disabled, all the executions related to the WDT results in no
operation.
If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related
interrupt is disabled or the interrupt is enabled but the
stack is full, in which case the program will resume execution at the instruction following the ²HALT² instruction.
In this situation, the interrupt which woke-up the device
will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or
when a stack level becomes free. The other situation is
where the related interrupt is enabled and the stack is
not full, in which case the regular interrupt response
takes place. If an interrupt request flag is set to ²1² before entering the Power Down Mode, the wake-up function of the related interrupt will be disabled.
Once the internal WDT oscillator (RC oscillator normally
with a period of 78ms) is selected, it is first divided by 256
(8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By using the
WDT prescaler, longer time-out periods can be realized.
Writing data to WS2, WS1, WS0 (bit 2, 1, 0 of the
WDTS) can give different time-out periods. If WDTS2,
WDTS1, WDTS0 are all equal to ²1², the division ratio is
up to 1:128, and the maximum time-out period is 2.6s.
No matter what the source of the wake-up event is, once
a wake-up situation occurs, a time period equal to 1024
system clock periods will be required before normal system operation resumes. However, if the wake-up has
originated due to an interrupt, the actual interrupt subroutine execution will be delayed by an additional one or
more cycles. If the wake-up results in the execution of
the next instruction following the ²HALT² instruction, this
will be executed immediately after the 1024 system
clock period delay has ended.
C L R
W D T 1 F la g
C L R
W D T 2 F la g
If the WDT oscillator is disabled, the WDT clock source
may still come from the instruction clock and operate in
the same manner except that in the Power down Mode
state the WDT may stop counting and lose its protecting
purpose. In this situation the WDT logic can be restarted
by external logic. The high nibble and bit 3 of the WDTS
are reserved for user defined flags, which can be used
to indicate some specified status.
If the device operates in a noisy environment, using the
on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.
C le a r W D T T y p e
C o n fig u r a tio n O p tio n
1 o r 2 In s tr u c tio n s
fS
Y S
/4
W D T O s c illa to r
C L R
W D T C lo c k S o u r c e
C o n fig u r a tio n O p tio n
8 - b it C o u n te r
(
¸
2 5 6 )
W D T C lo c k S o u r c e
C L R
7 - b it P r e s c a le r
8 -to -1 M U X
W S 0 ~ W S 2
W D T T im e - o u t
Watchdog Timer
Rev. 1.10
29
February 1, 2011
HT82B60R
Bit No.
Label
Function
0
1
2
WDTS0
WDTS1
WDTS2
Watchdog Timer division ratio selection bits
Bit 2,1,0 = 000, division ratio = 1:1
Bit 2,1,0 = 001, division ratio = 1:2
Bit 2,1,0 = 010, division ratio = 1:4
Bit 2,1,0 = 011, division ratio = 1:8
Bit 2,1,0 = 100, division ratio = 1:16
Bit 2,1,0 = 101, division ratio = 1:32
Bit 2,1,0 = 110, division ratio = 1:64
Bit 2,1,0 = 111, division ratio = 1:128
3
WDTS3
Bit3=1, USBPDP, and USBPDN connected to 510kW pull-high resistor
Bit3=0, No pull-high - default at MCU reset
4~6
¾
Not used
7
¾
Must be set ²1²
WDTS Register
Suspend Wake-Up and Remote Wake-Up
After finishing the resume signal, the suspend line will
go inactive and a USB interrupt will be triggered. The following is the timing diagram.
If there is no signal on the USB bus for over 3ms, the device will go into a suspend mode. The Suspend line (bit
0 of the USC register) will be set to ²1² and a USB interrupt is triggered to indicate that the devices should jump
to the suspend state to meet the 500mA USB suspend
current spec.
S U S P E N D
U S B R e s u m e S ig n a l
In order to meet the 500mA suspend current, the firmware should disable the USB clock by clearing the
USBCKEN bit which is bit3 of the SCC register to ²0².
The suspend current is 400mA.
U S B _ IN T
As the device has a remote wake up function it can
wake-up the USB Host by sending a wake-up pulse
through RMWK (bit 1 of the USC register). Once the
USB Host receives a wake-up signal from the devices, it
will send a Resume signal to the device. The timing is as
follows:
The user can further decrease the suspend current to
250mA by setting the BGOFF bit which is bit4 of the SCC
register. If in the USB mode set this bit LVR OPT must
disable.
When the resume signal is sent out by the host, the devices will wake up the MCU with a USB interrupt and the
Resume line (bit 3 of the USC register) is set. In order to
make the device function properly, the firmware must
set the USBCKEN (bit 3 of the SCC register) to ²1² and
clear the BGOFF (bit4 of the SCC register). Since the
Resume signal will be cleared before the Idle signal is
sent out by the host, the Suspend line (bit 0 of the USC
register) will be set to ²0². So when the MCU is detecting
the Suspend line (bit0 of USC register), the Resume line
condition should be noted and taken into consideration.
Rev. 1.10
S U S P E N D
M in . 1
U S B C L K
R M W K
U S B R e s u m e S ig n a l
M in . 2 .5 m s
U S B _ IN T
30
February 1, 2011
HT82B60R
Configure a PS2 Device
USB Interface
The devices can also be configured as a USB interface
or PS2 interface device, by configuring MODE_CTRL
0~1 (bit 4~5 of the USR register). If MODE_CTRL 0=1,
and MODE_CTRL 1=0, the device will be configured as
a PS2 interface, pin USBPDN is configured as a PS2
Data pin and USBPDP is configured as a PS2 Clk pin.
The user can read or write to the PS2 Data or PS2 Clk
pin by accessing the corresponding bit PS2_DAI (bit 4 of
the USC register), PS2_CKI (bit 5 of the USC register),
PS2_DAO (bit 6 of the USC register) and SP2_CKO (bit
7 of the USC register) respectively.
The device includes a USB interface function permitting
simplified implementation of USB type products. As the
full scope of the USB specification is beyond the reach
of this document, users are request to consult external
documentation for further details.
USB Registers
There are several registers used for the USB function.
The AWR register contains the current address and a
remote wake up function control bit. The initial value of
AWR is ²00H². The address value extracted from the
USB command is not to be loaded into this register until
the SETUP stage is completed.
The user should make sure that in order to read the data
properly, the corresponding output bit must be set to ²1².
For example, if it is desired to read the PS2 Data by
reading PS2_DAI, then PS2_DAO should set to ²1².
Otherwise it is always read as ²0².
Bit No.
Label
R/W
0
WKEN
W
Remote wake-up
enable/disable
7~1
AD6~AD0
W
USB device address
If MODE_CTRL 0=0, and MODE_CTRL 1=1, the device
is configured as a USB interface. Both the USBPDN and
USBPDP is driven by the SIE of the HT82B60R. The
user can only write or read the USB data through the
corresponding FIFO. Both the MODE_CTRL 0~1 default is ²0².
Function
AWR (42H) Register
Bit No.
Label
R/W
Function
0
SUSPEND
R
Read only, USB suspend indication. When this bit is set to ²1² (set by the SIE), it indicates that the USB bus has entered the suspend mode. The USB interrupt is also
triggered on any change of this bit.
1
RMOT_ WK
W
USB remote wake up command. Set by the MCU to force the USB host to leave the
suspend mode. When this bit is set to ²1², a 2ms delay for clearing this bit to ²0² is
needed to insure the RMWK command is accepted by SIE.
2
USB reset indication. This bit is set/cleared by the USB SIE. This bit is used to detect
URST_ FLAG R/W which bus (PS2 or USB) is attached. When the URST is set to ²1², this indicates that
a USB reset has occurred (the attached bus is USB) and a USB interrupt will be initialised.
3
RESUME_O
R
USB resume indication. When the USB leaves the suspend mode, this bit is set to
²1² (set by the SIE). This bit will appear for 20ms waiting for the MCU to detect.
When the RESUME is set by the SIE, an interrupt will be generated to wake-up the
MCU. In order to detect the suspend state, the MCU should set the USBCKEN and
clear SUSP2 (in the SCC register) to enable the SIE detect function. The RESUME
will be cleared while SUSP is going to ²0². When the MCU is detecting the SUSP,
the condition of RESUME (which wakes-up the MCU ) should be noted and taken
into consideration.
4
PS2_DAI
R
Read only, USBPDN/DATA input
5
PS2_CKI
R
Read only, USBPDP/CLK input
6
PS2_DAO
W
Data for driving the USBPDN/DATA pin when working under 3D PS2 mouse function. (Default=²1²)
7
PS2_CKO
W
Data for driving the USBPDP/CLK pin when working under 3D PS2 mouse function.
(Default=²1²)
USC (20H) Register
Rev. 1.10
31
February 1, 2011
HT82B60R
The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and to select
the serial bus, PS2 or USB. The endpoint request flags, EP0IF, EP1IF, EP2IF and EP3IF, are used to indicate which
endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to ²1² and the USB interrupt will occur, if the USB interrupt is enabled and the stack is not full. When the active endpoint request flag is
served, the endpoint request flag has to be cleared to ²0².
Bit No.
Label
0
EP0_INT
When this bit is set to ²1² (set by the SIE), it indicates that endpoint 0 is accessed
R/W and a USB interrupt will occur. When the interrupt has been served, this bit should
be cleared by firmware.
1
EP1_INT
When this bit is set to ²1² (set by the SIE), it indicates that endpoint 1 is accessed
R/W and a USB interrupt will occur. When the interrupt has been served, this bit should
be cleared by firmware.
2
EP2_INT
When this bit is set to ²1² (set by the SIE), it indicates that endpoint 2 is accessed
R/W and a USB interrupt will occur. When the interrupt has been served, this bit should
be cleared by firmware.
3
EP3_INT
When this bit is set to ²1² (set by the SIE), it indicates that endpoint 3 is accessed
R/W and a USB interrupt will occur. When the interrupt has been served, this bit should
be cleared by firmware.
4
5
R/W
Function
00 : Non-USB mode, turn-off V33O, both USBPDP and USBPDN can be read and
write - default
01 : Non-USB mode, has 200W between VDD and V33O, both USBPDP and
MODE_CTRL0
USBPDN can be read and write
R/W
MODE_CTRL1
10 : USB mode, 1.5kW between USBPDN and V33O, V33O output 3.3V,
both USBPDP and USBPDN are read only
11 : Non-USB mode, V33O output 3.3V, both USBPDP and USBPDN can be read
and write
6
¾
¾
7
USB_flag
R/W
Reserved
This flag is used to indicate that the MCU is in the USB mode - Bit=1
This bit is R/W by FW and will be cleared to ²0² after power-on reset - Default=²0²
USR (21H) Register
There is a system clock control register implemented to select the clock used in the MCU. This register consists of the
USB clock control bit, USBCKEN, and a system clock selection bit, SYSCLK. The PS2 mode indicate bit, PS2_flag,
and a system clock adjust control bit, CLK_adj.
Bit No.
Label
R/W
0
¾
¾
Reserved bit - read as ²0²
1
¾
¾
Reserved bit - read as ²0²
2
D_SR
R/W
When set to ²1², a 7.5kW resistor will be connected between VDD and USBPDN, and
the 1.5kW between USBPDN and V33O will be removed, default value is ²0².
USBCKEN R/W
USB clock control bit. When this bit is set to ²1², it indicates that the USB clock is enabled. Otherwise, the USB clock is turned-off (default ²0²).
3
Function
R/W When set to ²1², the Band-gap circuit will be switched off. Default value is ²0².
4
BGOFF
5
PS2_flag
R/W
6
SYSCLK
This bit is used to specify the system oscillator frequency used by the MCU. If an InteR/W grated 6MHz oscillator is used, this bit should be set to ²1². If an Integrated 12MHz oscillator is used, this bit should be cleared to ²0² (default).
CLK_adj
This bit is used to adjust the system clock for the USB mode for temperature changes.
In the Power-down Mode this bit should be set high to reduce power consumption.
R/W
0: enable (default)
1: disable
7
This flag is used to indicate that the MCU is in the PS2 mode (Bit=1).
This bit is R/W by FW and will be cleared to ²0² after power-on reset (default ²0²).
SCC (22H) Register
Rev. 1.10
32
February 1, 2011
HT82B60R
STALL and PIPE, PIPE_CTRL, Endpt_EN Registers
The PIPE register represents whether the corresponding endpoint is accessed by the host or not. After an ACT_EN signal has been sent out, the MCU can check which endpoint had been accessed. This register is set only after the a time
when the host is accessing the corresponding endpoint.
The STALL register shows whether the corresponding endpoint works or not. As soon as the endpoint works improperly, the corresponding bit must be set.
The PIPE_CTRL Register is used for configuring the IN (Bit=1) or OUT (Bit=0) Pipe. The default is define IN pipe. Bit0
(DATA0) of the PIPE_CTRL Register is used to set the data toggle of any endpoint (except endpoint 0) using data toggles to the value DATA0. Once the user wants any endpoint (except endpoint 0) using data toggles to the value DATA0.
the user can output a LOW pulse to this bit. The LOW pulse period must at least 10 instruction cycles.
The Endpt_EN Register is used to enable or disable the corresponding endpoint (except endpoint 0) Enable Endpoint
(Bit=1) or disable Endpoint (Bit=0)
The bitmaps are list are shown in the following table:
Register
Name
R/W
Register
Address
Bit7~Bit4
Reserved
Bit 3
Bit 2
Bit 1
Bit 0
Default
Value
Endpt_EN
R/W
47H
¾
Pipe 3
Pipe 2
Pipe 1
Pipe 0
00001111
PIPE_CTRL
R/W
41H
¾
Pipe 3
Pipe 2
Pipe 1
DATA0
00001110
STALL
R/W
43H
¾
Pipe 3
Pipe 2
Pipe 1
Pipe 0
00001110
R
44H
¾
Pipe 3
Pipe 2
Pipe 1
Pipe 0
00000000
PIPE
PIPE_CTRL (41H), STALL (43H), PIPE (44H) and Endpt_EN (47H) Registers
The USB_STAT Register (40H) is used to indicate the present USB signal state.
Bit No.
Function
Read/Write
0
EOP
R/W
1
J_state
R/W
2
K_state
R/W
3
SE0
R/W
4
SE1
R/W
5~7
¾
¾
Register Address
01000000B
USB_STAT (40H) Register Table
Func. Name
R/W
Description
EOP
R/W
This bit is used to indicate the SIE has detected a EOP USB signal in the USB Bus. This bit is
set by SIE and cleared by F/W.
J_state
R/W
This bit is used to indicate the SIE has detected a J_state USB signal in the USB Bus. This bit
is set by SIE and cleared by F/W.
K_state
R/W
This bit is used to indicate the SIE has detected a K_state USB signal in the USB Bus. This bit
is set by SIE and cleared by F/W.
¾
¾
SE0
R/W
This bit is used to indicate the SIE has detected a SE0 noise in the USB Bus. This bit is set by
SIE and cleared by F/W.
SE1
R/W
This bit is used to indicate the SIE has detected a SE1 noise in the USB Bus. This bit is set by
SIE and cleared by F/W.
Unused bit, read as ²0²
USB_STAT Function Table
Rev. 1.10
33
February 1, 2011
HT82B60R
The SIES Register is used to indicate the present signal state in which the SIE receives and also defines whether the
SIE has to change the device address automatically.
Bit No.
Function
Read/Write
0
Adr_set
R/W
1
F0_ERR
R/W
2~6
¾
¾
7
NMI
R/W
Register Address
01000001B
SIES (45H) Register Table
Func. Name
R/W
Description
Adr_set
R/W
This bit is used to configure the SIE to automatically change the device address with the value
of the Address+Remote_WakeUp Register.
When this bit is set to ²1² by F/W, the SIE will update the device address with the value of the
Address+Remote_WakeUp Register after the PC Host has successfully read the data from
the device by the IN operation. The SIE will clear the bit after updating the device address.
Otherwise, when this bit is cleared to ²0², the SIE will update the device address immediately
after an address is written to the Address+Remote_WakeUp Register. Default 0.
F0_ERR
R/W
This bit is used to indicate that some errors have occurred when accessing the FIFO0.
This bit is set by SIE and cleared by F/W. Default 0
¾
¾
NMI
R/W
Unused bit, read as ²0²
This bit is used to control whether the USB interrupt is output to the MCU in a NAK response
to the PC Host IN or OUT token. Only for Endpoint0
1: has only USB interrupt, data is transmitted to the PC host or data is received from the PC
Host
0: always has USB interrupt if the USB accesses FIFO0
Default 0
SIES Function Table
Rev. 1.10
34
February 1, 2011
HT82B60R
The MISC register combines a command and status to control desired endpoint FIFO action and to show the status of
the desired endpoint FIFO. The MISC will be cleared by the USB reset signal.
Bit No.
Label
REQ
0
R/W
Function
R/W
After setting the other status of the desired one in the MISC, endpoint FIFO can be
requested by setting this bit to ²1². After the task is completed, this bit must be
cleared to ²0².
1
TX
R/W
This bit defines the direction of data transferring between the MCU and endpoint
FIFO. When the TX is set to ²1², this means that the MCU wants to write data to the
endpoint FIFO. After the task is completed, this bit must be cleared to ²0² before terminating the request to represent the end of transferring. For a read action, this bit
has to be cleared to ²0² to represent that MCU wants to read data from the endpoint
FIFO and has to be set to ²1² after completion.
2
CLEAR
R/W
Clear the requested endpoint FIFO, even if the endpoint FIFO is not ready.
4
3
SELP1
SELP0
R/W
Defines which endpoint FIFO is selected, SELP1,SELP0:
00: endpoint FIFO0
01: endpoint FIFO1
10: endpoint FIFO2
11: endpoint FIFO3
5
SCMD
R/W
Used to show that the data in the endpoint FIFO is a SETUP command. This bit has
to be cleared by firmware. That is to say, even if the MCU is busy, the device will not
miss any SETUP commands from the host.
6
READY
R
Read only status bit, this bit is used to indicate that the desired endpoint FIFO is
ready for operation.
7
LEN0
R/W
Used to indicate that a 0-sized packet has been sent from a host to the MCU. This bit
should be cleared by firmware.
MISC (46H) Register
The MCU can communicate with the endpoint FIFO by setting the corresponding registers, of which the address is
listed in the following table. After reading the current data, the next data will show after 2ms, this is used to check the
endpoint FIFO status and response to the MISC register, if the read/write action is still going on.
Registers
R/W
Address
Bit7~Bit0
FIFO0
R/W
48H
Data7~Data0
FIFO1
R/W
49H
Data7~Data0
FIFO2
R/W
4AH
Data7~Data0
FIFO3
R/W
4BH
Data7~Data0
There are some timing constrains and usages illustrated here. By setting the MISC register, the MCU can perform reading, writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing and clearing.
Actions
MISC Setting Flow and Status
Read FIFO0 sequence
00H®01H®delay 2ms, check 41H®read* from FIFO0 register and
check not ready (01H)®03H®02H
Write FIFO0 sequence
02H®03H®delay 2ms, check 43H®write* to FIFO0 register and
check not ready (03H)®01H®00H
Check whether FIFO0 can be read or not
00H®01H®delay 2ms, check 41H (ready) or 01H (not ready)®00H
Check whether FIFO0 can be written or not
02H®03H®delay 2ms, check 43H (ready) or 03H (not ready)®02H
Write 0-sized packet sequence to FIFO0
02H®03H®delay 2ms, check 43H®01H®00H
Clear FIFO1 sequence
01H®delay 2ms®05H®delay 2ms®00H
Note:
*: There is a 2ms time between 2 read actions or between 2 write actions.
Rev. 1.10
35
February 1, 2011
HT82B60R
Register
Bits
Read/Write
TBHP
0~4
R
Functions
Store current table read bit12~bit8 data
TBHP Register
LCD Driver
The LCDEN bit in the LCDC register is the overall master control for the LCD Driver, however this bit is used in
conjunction with the COMnEN bits to select which Port
C pins are used for LCD driving. Note that the Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.
The devices have the capability of driving external LCD
panels. The common pins for LCD driving, COM0~
COM3, are pin shared with certain pin on the PC port.
LCD Driver Operation
An external LCD panel can be driven using by configuring certain pins on the PC as common pins and using
other output lines as segment pins. The LCD driver
function is controlled using the LCDC register which in
addition to controlling the overall on/off function also
controls the bias voltage setup function. This enables
the LCD driver to generate the necessary VDD/2 voltage levels for LCD 1/2 bias operation.
PCC
Pin
Function
O/P
Level
0
X
X
I/O
0 or 1
1
0
X
I/O
0 or 1
1
1
X
COM
VDD/2
LCD Bias Control
The LCD COM driver enables a range of selections to
be provided to suit the requirement of the LCD panel
which is being used. The bias resistor choice is implemented using the RSEL0 and RSEL1 bits in the LCDC
register.
D D
R b ia s
C O M 0 ~ C O M 3
R b ia s
COMnEN
COM Pin Output Control
The register bits, control the overall on/off and bias current selection as well as selecting which PC pins are to
be used as LCD common drivers.
V
LCDEN
C O M n E N
L C D E N
L C D E N
LCD COM Bias
Bit
7
6
5
4
3
2
1
0
Name
¾
RSEL1
RSEL0
LCDEN
COM3EN
COM2EN
COM1EN
COM0EN
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
0
0
0
0
0
0
0
0
LCD Register
Rev. 1.10
36
February 1, 2011
HT82B60R
b 7
b 0
R S E L 1 R S E L 0 L C D E N
C O M 3 E N
C O M 2 E N
C O M 1 E N
C O M 0 E N
L C D C
R e g is te r
P C 0 /C O M 0 S e le c t
1 : C O M 0
0 : P C 0
P C 1 /C O M 1 S e le c t
1 : C O M 1
0 : P C 1
P C 2 /C O M 2 S e le c t
1 : C O M 2
0 : P C 2
P C 3 /C O M 3 S e le c t
1 : C O M 3
0 : P C 3
L C D O n /O ff C o n tro l
1 : e n a b le
0 : d is a b le
B ia s R e s is to r S e le c t
R S E L 0
R S E L 1
W
0
0
2 x 1 0 0 k W
1
0
2 x 5 0 k W
0
1
2 x 2 5 k W
2 x 1 2 .5 k W
1
1
R e
1 :
0 :
N o
s e rv e
U n p re
C o rre
te : T h
IB
a t 5 V
2 5 m A
5 0 m A
1 0 0 m A
2 0 0 m A
IA S
d B it
d ic ta b le o p e r a tio n - b it m u s t N O T b e s e t h ig h
c t le v e l - b it m u s t b e r e s e t to z e r o fo r c o r r e c t o p e r a tio n
is b it m u s t n o t b e s e t h ig h
LCDC Register
Serial Interface Function
The communication is full duplex and operates as a
slave/master type, where the MCU can be either master
or slave. Although the SPI interface specification can
control multiple slave devices from a single master,
here, as only a single select pin, SCS, is provided only
one slave device can be connected to the SPI bus.
The device contains a Serial Interface Function, which
includes both the four line SPI interface and the two line
I2C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial
interface types allow the microcontroller to interface to
external SPI or I2C based hardware such as sensors,
Flash or EEPROM memory, etc. The SIM interface pins
are pin-shared with other I/O pins therefore the SIM interface function must first be selected using a configuration option. As both interface types share the same pins
and registers, the choice of whether the SPI or I2C type
is used is made using a bit in an internal register.
· SPI Interface Operation
The SPI interface is a full duplex synchronous serial
data link. It is a four line interface with pin names SDI,
SDO, SCK and SCS. Pins SDI and SDO are the Serial
Data Input and Serial Data Output lines, SCK is the
Serial Clock line and SCS is the Slave Select line. As
the SPI interface pins are pin-shared with normal I/O
pins and with the I2C function pins, the SPI interface
must first be enabled by selecting the SIM enable configuration option and setting the correct bits in the
SIMCTL0/SIMCTL2 register. After the SPI configuration option has been configured it can also be additionally disabled or enabled using the SIMEN bit in the
SIMCTL0 register. Communication between devices
connected to the SPI interface is carried out in a
slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a
single SCS pin only one slave device can be utilised.
SPI Interface
The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or
EEPROM memory devices etc. Originally developed by
Motorola, the four line SPI interface is a synchronous
serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware
devices.
S P I M a s te r
S P I S la v e
S C K
S C K
S D O
S D I
S D I
S C S
S D O
S C S
SPI Master/Slave Connection
Rev. 1.10
37
February 1, 2011
HT82B60R
the SIMCTL0 register will have no effect. Another two
SIM configuration options determine if the CSEN and
WCOL bits are to be used.
The SPI function in this device offers the following features:
¨
Full duplex synchronous data transfer
¨
Both Master and Slave modes
¨
LSB first or MSB first data transmission modes
¨
Transmission complete flag
¨
Rising or falling active clock edge
¨
WCOL and CSEN bit enabled or disable select
Configuration Option
Function
SIM Function
SIM interface or I/O pins
SPI CSEN bit
Enable/Disable
SPI WCOL bit
Enable/Disable
SPI Interface Configuration Options
The status of the SPI interface pins is determined by a
number of factors such as whether the device is in the
master or slave mode and upon the condition of certain control bits such as CSEN, SIMEN and SCS.
There are several configuration options associated
with the SPI interface. One of these is to enable the
SIM function which selects the SIM pins rather than
normal I/O pins. Note that if the configuration option
does not select the SIM function then the SIMEN bit in
SPI Registers
There are three internal registers which control the overall operation of the SPI interface. These are the SIMDR
data register and two control registers SIMCTL0 and
SIMCTL2. Note that the SIMCTL1 register is only used
by the I2C interface.
Register
Configuration Option
I/O Status
SIMCTL0
SIMCTL2
Note
SIM Function
SPI_CSEN
SIMEN
CSEN
SPI
SCS
0
x
x
x
I/O
I/O
1
x
0
x
I/O
I/O
1
0
1
x
SPI
I/O
SCS not floating
1
1
1
0
SPI
I/O
SCS not floating
1
1
1
1
SPI
SCS
D a ta B u s
S IM D R
T x /R x S h ift R e g is te r
C K E G b it
C K P O L b it
C lo c k
E d g e /P o la r ity
C o n tro l
S C K P in
fS
Y S
C lo c k
S o u r c e S e le c t
b it
C o n fig u r a tio n
O p tio n
S D I P in
S D O
P in
E n a b le /D is a b le
B u s y
S ta tu s
C o n fig u r a tio n
O p tio n
W C O L F la g
T R F F la g
S C S P in
C S E N
E n a b le /D is a b le
SPI Block Diagram
Rev. 1.10
38
February 1, 2011
HT82B60R
The SIMDR register is used to store the data being transmitted and received. The same register is used by both
the SPI and I2C functions. Before the microcontroller
writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMDR register. After the data
is received from the SPI bus, the microcontroller can read
it from the SIMDR register. Any transmission or reception
of data from the SPI bus must be made via the SIMDR
register.
Bit
7
6
5
4
3
2
1
0
Label SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0
R/W
R/W R/W R/W R/W R/W R/W R/W R/W
POR
X
X
X
X
X
X
X
X
SIM1
SIM2
0
0
0
SPI Master, fSYS/4
0
0
1
SPI Master, fSYS/16
0
1
0
SPI Master, fSYS/64
0
1
1
SPI Master, fSYS
1
0
0
SPI Master, fSYS/2
1
0
1
SPI Slave
1
1
0
I2C mode
1
1
0
Not used
SPI Control Register - SIMCTL2
The SIMCTL2 register is also used by the I2C interface
but has the name SIMAR.
There are also two control registers for the SPI interface, SIMCTL0 and SIMCTL2. Note that the SIMCTL2
register also has the name SIMAR which is used by the
I2C function. The SIMCTL1 register is not used by the
SPI function, only by the I2C function. Register SIMCTL0
is used to control the enable/disable function and to set
the data transmission clock frequency. Although not
connected with the SPI function, the SIMCTL0 register
is also used to control the Peripheral Clock prescaler.
Register SIMCTL2 is used for other control functions
such as LSB/MSB selection, write collision flag etc.
· TRF
The TRF bit is the Transmit/Receive Complete flag and
is set high automatically when an SPI data transmission is completed, but must be cleared by the application program. It can be used to generate an interrupt.
· WCOL
The WCOL bit is used to detect if a data collision has
occurred. If this bit is high it means that data has been
attempted to be written to the SIMDR register during a
data transfer operation. This writing operation will be
ignored if data is being transferred. The bit can be
cleared by the application program. Note that using
the WCOL bit can be disabled or enabled via configuration option.
The following gives further explanation of each
SIMCTL0 register bit:
· SIMEN
The bit is the overall on/off control for the SPI interface. When the SIMEN bit is cleared to zero to disable
the SPI interface, the SDI, SDO, SCK and SCS lines
will be in a I/O mode and the SPI operating current will
be reduced to a minimum value. When the bit is high
the SPI interface is enabled. The SIM configuration
option must have first enabled the SIM interface for
this bit to be effective. Note that when the SIMEN bit
changes from low to high the contents of the SPI control registers will be in an unknown condition and
should therefore be first initialised by the application
program.
· CSEN
The CSEN bit is used as an on/off control for the SCS
pin. If this bit is low then the SCS pin will be disabled
and placed into I/O mode. If the bit is high the SCS pin
will be enabled and used as a select pin. Note that using the CSEN bit can be disabled or enabled via configuration option.
· MLS
This is the data shift select bit and is used to select
how the data is transferred, either MSB or LSB first.
Setting the bit high will select MSB first and low for
LSB first.
· SIM0~SIM2
These bits setup the overall operating mode of the
SIM function. As well as selecting if the I2C or SPI
function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. If the SPI Slave Mode is selected then the
clock will be supplied by an external Master device.
Rev. 1.10
SPI Master/Slave Clock
Control and I2C Enable
SIM0
· CKEG and CKPOL
These two bits are used to setup the way that the
clock signal outputs and inputs data on the SPI bus.
These two bits must be configured before data transfer is executed otherwise an erroneous clock edge
39
February 1, 2011
HT82B60R
may be generated. The CKPOL bit determines the
base condition of the clock line, if the bit is high then
the SCK line will be low when the clock is inactive.
When the CKPOL bit is low then the SCK line will be
high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the
condition of CKPOL.
CKPOL
CKEG
SCK Clock Signal
0
0
High Base Level
Active Rising Edge
0
1
High Base Level
Active Falling Edge
1
0
Low Base Level
Active Falling Edge
1
1
Low Base Level
Active Rising Edge
device and one as the slave device. Both master and
slave can transmit and receive data, however, it is the
master device that has overall control of the bus. For
these devices, which only operates in slave mode,
there are two methods of transferring data on the I2C
bus, the slave transmit mode and the slave receive
mode.
S T A R T s ig n a l
fro m M a s te r
S e n d s la v e a d d r e s s
a n d R /W b it fr o m M a s te r
A c k n o w le d g e
fr o m s la v e
S e n d d a ta b y te
fro m M a s te r
SPI Communication
A c k n o w le d g e
fr o m s la v e
After the SPI interface is enabled by setting the SIMEN
bit high, then in the Master Mode, when data is written to
the SIMDR register, transmission/reception will begin simultaneously. When the data transfer is complete, the
TRF flag will be set automatically, but must be cleared
using the application program. In the Slave Mode, when
the clock signal from the master has been received, any
data in the SIMDR register will be transmitted and any
data on the SDI pin will be shifted into the SIMDR register. The master should output an SCS signal to enable
the slave device before a clock signal is provided and
slave data transfers should be enabled/disabled before/after an SCS signal is received.
The SPI will continue to function even after a HALT instruction has been executed.
S T O P s ig n a l
fro m M a s te r
There are several configuration options associated
with the I2C interface. One of these is to enable the
function which selects the SIM pins rather than normal
I/O pins. Note that if the configuration option does not
select the SIM function then the SIMEN bit in the
SIMCTL0 register will have no effect. A configuration
option exists to allow a clock other than the system
clock to drive the I2C interface. Another configuration
option determines the debounce time of the I2C interface. This uses the internal clock to in effect add a
debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous
operation. The debounce time, if selected, can be
chosen to be either 1 or 2 system clocks.
I2C Interface
The I2C interface is used to communicate with external
peripheral devices such as sensors, EEPROM memory
etc. Originally developed by Philips, it is a two line low
speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication,
relatively simple communication protocol and the ability
to accommodate multiple devices on the same bus has
made it an extremely popular interface type for many
applications.
SIM
SIM function
SIM interface enable or disable
I2C debounce
No debounce, 1 system clock;
2 system clocks
I2C Interface Configuration Options
· I2C Registers
There are three control registers associated with the
I2C bus, SIMCTL0, SIMCTL1 and SIMAR and one
data register, SIMDR. The SIMDR register, which is
shown in the above SPI section, is used to store the
data being transmitted and received on the I2C bus.
Before the microcontroller writes data to the I2C bus,
the actual data to be transmitted must be placed in the
SIMDR register. After the data is received from the I2C
bus, the microcontroller can read it from the SIMDR
register. Any transmission or reception of data from
the I2C bus must be made via the SIMDR register.
· I2C Interface Operation
The I2C serial interface is a two line interface, a serial
data line, SDA, and serial clock line, SCL. As many
devices may be connected together on the same bus,
their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are
connected to these outputs. Note that no chip select
line exists, as each device on the I2C bus is identified
by a unique address which will be transmitted and received on the I2C bus.
When two devices communicate with each other on
the bidirectional I2C bus, one is known as the master
Rev. 1.10
Function
40
February 1, 2011
HT82B60R
b 7
S IM 2
b 0
S IM 1
S IM 0
P C K E N
P C K P S C 1
S IM E N
P C K P S C 0
S IM C T L 0 R e g is te r
N o t im p le m e n t e d , r e a d a s '0 "
S P I/I2C O n /O f c o n tro l
1 : e n a b le
0 : d is a b le
P e r ip h e r a l C lo c k C o n tr o l - d e s c r ib e d e ls e w h e r e
S P I/I2C
S IM 2
0
0
0
0
1
1
1
1
M a s te r /S la
S IM 1
S
0
0
1
1
0
0
1
1
v e a n d C lo c k C o
IM 0
S P I m a s te
0
S P I m a s te
1
0
S P I m a s te
S P I m a s te
1
0
S P I m a s te
1
S P I S la v e
I2C M o d e
0
N o t u s e d
1
n tro l
r,
r,
r,
r,
r,
fS
fS
fS
fS
fS
Y S
Y S
Y S
Y S
Y S
/4
/1 6
/6 4
/2
SPI/I2C Control Register - SIMCTL0
b 7
H C F
b 0
H A A S
H B B
H T X
T X A K
S R W
R X A K
S IM C T L 1 R e g is te r
R e c e iv e a c k n o w le d g e fla g
1 : n o t a c k n o w le d g e d
0 : a c k n o w le d g e d
N o t im p le m e n te d , r e a d a s " 0 "
M a s te r d a ta r e a d /w r ite r e q u e s t fla g
1 : re q u e s t d a ta re a d
0 : r e q u e s t d a ta w r ite
T r a n s m it a c k n o w le d g e fla g
1 : d o n 't a c k n o w le d g e
0 : a c k n o w le d g e
T r a n s m it/R e c e iv e m o d e
1 : tr a n s m it m o d e
0 : r e c e iv e m o d e
I2 C b u s b u s y fla g
1 : b u s y
0 : n o t b u s y
C a llin g a d d r e s s m a tc h e d fla g
1 : m a tc h e d
0 : n o t m a tc h e d
D a ta tr a n s fe r fla g
1 : tr a n s fe r c o m p le te
0 : tr a n s fe r n o t c o m p le te
I2C Control Register - SIMCTL1
b 0
b 7
C K P O L
C K E G
M L S
C S E N
W C O L
T R F
S IM C T L 2 R e g is te r
T r a n s m it/R e c e iv e c o m p le te fla g
1 : fin is h e d
0 : in p r o g r e s s
W r ite c o llis io n fla g
1 : c o llis io n
0 : n o c o llis io n
S C S p in e n a b le
1 : e n a b le
0 : S C S flo a tin g
D a ta s h ift o r d e r
1 : M S B
0 : L S B
S P I C lo c k E d g e S e le c t
1 : s e e te x t
0 : s e e te x t
S P I C lo c k P o la r ity
1 : s e e te x t
0 : s e e te x t
N o t im p le m e n te d , r e a d a s " 0 "
SPI Control Register - SIMCTL2
Rev. 1.10
41
February 1, 2011
HT82B60R
S IM E N = 1 , C S E N = 0 (I/O
S C S
m o d e )
S IM E N , C S E N = 1
S C K (C K P O L = 1 , C K E G = 0 )
S C K (C K P O L = 0 , C K E G = 0 )
S C K (C K P O L = 1 , C K E G = 1 )
S C K (C K P O L = 0 , C K E G = 1 )
S D O
(C K E G = 0 )
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
S D O
(C K E G = 1 )
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
S D I D a ta C a p tu re
W r ite to S IM D R
SPI Master Mode Timing
S C S
S C K (C K P O L = 1 )
S C K (C K P O L = 0 )
S D O
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
D 2 /D 5
D 1 /D 6
D 0 /D 7
S D I D a ta C a p tu re
W r ite to S IM D R
( S D O n o t c h a n g e u n til fir s t S C K e d g e )
SPI Slave Mode Timing (CKEG=0)
S C S
S C K (C K P O L = 1 )
S C K (C K P O L = 0 )
S D O
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
S D I D a ta C a p tu re
W r ite to S IM D R
( S D O c h a n g e a s s o o n a s w r itin g o c c u r ; S D O = flo a tin g if S C S = 1 )
N o te : F o r S P I s la v e m o d e , if S IM E N = 1 a n d C S E N = 0 , S P I is a lw a y s e n a b le d
a n d ig n o r e th e S C S le v e l.
SPI Slave Mode Timing (CKEG=1)
Rev. 1.10
42
February 1, 2011
HT82B60R
A
S P I tra n s fe r
W r ite D a ta
in to S IM D R
C le a r W C O L
M a s te r
S la v e
m a s te r o r
s la v e
Y
S IM [2 :0 ]= 0 0 0 ,
0 0 1 ,0 1 0 ,0 1 1 o r 1 0 0
W C O L = 1 ?
N
S IM [2 :0 ]= 1 0 1
T r a n s m is s io n
c o m p le te d ?
(T R F = 1 ? )
N
c o n fig u r e
C S E N a n d M L S
Y
S IM E N = 1
R e a d D a ta
fro m S IM D R
A
C le a r T R F
N
T ra n s fe r
F in is h e d ?
Y
E N D
SPI Transfer Control Flowchart
D a ta B u s
I2C
H T X B it
S C L P in
S D A P in
M
X
S la v e A d d r e s s R e g is te r
(S IM A R )
A d d re s s
C o m p a ra to r
D ir e c tio n C o n tr o l
D a ta in L S B
D a ta O u t M S B
U
D a ta R e g is te r
(S IM D R )
S h ift R e g is te r
R e a d /w r ite S la v e
A d d re s s M a tc h
H A A S B it
S R W
I2C
In te rru p t
B it
E n a b le /D is a b le A c k n o w le d g e
T r a n s m it/R e c e iv e
C o n tr o l U n it
8 - b it D a ta C o m p le te
D e te c t S ta rt o r S to p
H C F B it
H B B B it
I2C Block Diagram
Rev. 1.10
43
February 1, 2011
HT82B60R
¨
¨
¨
SIMEN
The SIMEN bit is the overall on/off control for the I2C
interface. When the SIMEN bit is cleared to zero to
disable the I2C interface, the SDA and SCL lines will
be in a I/O mode and the I2C operating current will
be reduced to a minimum value. In this condition the
pins can be used as SEG functions. When the bit is
high the I2C interface is enabled. The SIMconfiguration option must have first enabled the SIMinterface
for this bit to be effective. Note that when the SIMEN
bit changes from low to high the contents of the I2C
control registers will be in an unknown condition
and should therefore be first initialised by the application program
¨
TXAK
The TXAK flag is the transmit acknowledge flag. After the receipt of 8-bits of data, this bit will be transmitted to the bus on the 9th clock. To continue
receiving more data, this bit has to be reset to zero
before further data is received.
¨
HTX
The HTX flag is the transmit/receive mode bit. This
flag should be set high to set the transmit mode and
low for the receive mode.
¨
HCF
The HCF flag is the data transfer flag. This flag will
be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high
and an interrupt will be generated.
The SIMAR register is the location where the 7-bit slave
address of the microcontroller is stored. Bits 1~7 of the
SIMAR register define the microcontroller slave address. Bit 0 is not defined. When a master device, which
is connected to the I2C bus, sends out an address, which
matches the slave address in the SIMAR register, the
microcontroller slave device will be selected.
I2C Bus Communication
Communication on the I2C bus requires four separate
steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal.
When a START signal is placed on the I2C bus, all devices on the bus will receive this signal and be notified of
the imminent arrival of data on the bus. The first seven
bits of the data will be the slave address with the first bit
being the MSB. If the address of the microcontroller
matches that of the transmitted address, the HAAS bit in
the SIMCTL1 register will be set and an I2C interrupt will
be generated. After entering the interrupt service routine, the microcontroller slave device must first check
the condition of the HAAS bit to determine whether the
interrupt source originates from an address match or
from the completion of an 8-bit data transfer. During a
data transfer, note that after the 7-bit slave address has
been transmitted, the following bit, which is the 8th bit, is
the read/write bit whose value will be placed in the SRW
bit. This bit will be checked by the microcontroller to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I2C bus, the
microcontroller must initialise the bus, the following are
steps to achieve this:
Step 1
Write the slave address of the microcontroller to the I2C
bus address register SIMAR.
HBB
The HBB flag is the I2C busy flag. This flag will be
high when the I2C bus is busy which will occur when
a START signal is detected. The flag will be reset to
zero when the bus is free which will occur when a
STOP signal is detected.
Rev. 1.10
¨
The SIMARregister is also used by the SPI interface but
has the name SIMCTL2.
RXAK
The RXAK flag is the receive acknowledge flag.
When the RXAK bit has been reset to zero it means
that a correct acknowledge signal has been received at the 9th clock, after 8 bits of data have
been transmitted. When in the transmit mode, the
transmitter checks the RXAK bit to determine if the
receiver wishes to receive the next byte. The transmitter will therefore continue sending out data until
the RXAK bit is set high. When this occurs, the
transmitter will release the SDA line to allow the
master to send a STOP signal to release the bus.
SRW
The SRW bit is the Slave Read/Write bit. This bit determines whether the master device wishes to
transmit or receive data from the I2C bus. When the
transmitted address and slave address match, that
is when the HAAS bit is set high, the device will
check the SRW bit to determine whether it should
be in transmit mode or receive mode. If the SRW bit
is high, the master is requesting to read data from
the bus, so the device should be in transmit mode.
When the SRW bit is zero, the master will write data
to the bus, therefore the device should be in receive
mode to read this data.
HASS
The HASS flag is the address match flag. This flag
is used to determine if the slave device address is
the same as the master transmit address. If the addresses match then this bit will be high, if there is no
match then the flag will be low.
I2C Control Register - SIMAR
SIM0~SIM2
These bits setup the overall operating mode of the
SIM function. To select the I2C function, bits SIM2~
SIM0 should be set to the value 110.
¨
¨
Step 2
Set the SIMEN bit in the SIMCTL0 register to ²1² to enable the I2C bus.
44
February 1, 2011
HT82B60R
As an I2C bus interrupt can come from two sources,
when the program enters the interrupt subroutine, the
HAAS bit should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer.
When a slave address is matched, the device must be
placed in either the transmit mode and then write data
to the SIMDR register, or in the receive mode where it
must implement a dummy read from the SIMDR register to release the SCL line.
S ta rt
W r ite S la v e
A d d re s s to S IM A R
S E T S IM [2 :0 ]= 1 1 0
S E T S IM E N
D is a b le
I2C B u s
In te rru p t= ?
E n a b le
· SRW Bit
C L R E H I
P o ll H IF to d e c id e
w h e n to g o to I2C B u s IS R
S E T E H I
W a it fo r In te r r u p t
G o to M a in P r o g r a m
G o to M a in P r o g r a m
The SRW bit in the SIMCTL1 register defines whether
the microcontroller slave device wishes to read data
from the I2C bus or write data to the I2C bus. The
microcontroller should examine this bit to determine if
it is to be a transmitter or a receiver. If the SRW bit is
set to ²1² then this indicates that the master wishes to
r e a d d a t a f r o m t h e I 2 C b u s, t h e r e f o r e t h e
microcontroller slave device must be setup to send
data to the I2C bus as a transmitter. If the SRW bit is
²0² then this indicates that the master wishes to send
data to the I2C bus, therefore the microcontroller slave
device must be setup to read data from the I2C bus as
a receiver.
I2C Bus Initialisation Flow Chart
Step 3
Set the ESIM bit of the interrupt control register to enable the I2C bus interrupt.
· Start Signal
The START signal can only be generated by the master device connected to the I2C bus and not by the
microcontroller, which is only a slave device. This
START signal will be detected by all devices connected to the I2C bus. When detected, this indicates
that the I2C bus is busy and therefore the HBB bit will
be set. A START condition occurs when a high to low
transition on the SDA line takes place when the SCL
line remains high.
· Acknowledge Bit
After the master has transmitted a calling address,
any slave device on the I2C bus, whose own internal
address matches the calling address, must generate
an acknowledge signal. This acknowledge signal will
inform the master that a slave device has accepted its
calling address. If no acknowledge signal is received
by the master then a STOP signal must be transmitted
by the master to end the communication. When the
HAAS bit is high, the addresses have matched and
the microcontroller slave device must check the SRW
bit to determine if it is to be a transmitter or a receiver.
If the SRW bit is high, the microcontroller slave device
should be setup to be a transmitter so the HTX bit in
the SIMCTL1 register should be set to ²1² if the SRW
bit is low then the microcontroller slave device should
be setup as a receiver and the HTX bit in the SIMCTL1
register should be set to ²0².
· Slave Address
The transmission of a START signal by the master will
be detected by all devices on the I2C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be
sent out immediately following the START signal. All
slave devices, after receiving this 7-bit address data,
will compare it with their own 7-bit slave address. If the
address sent out by the master matches the internal
address of the microcontroller slave device, then an
internal I2C bus interrupt signal will be generated. The
next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the
SRW bit of the SIMCTL1 register. The device will then
transmit an acknowledge bit, which is a low level, as
the 9th bit. The microcontroller slave device will also
set the status flag HAAS when the addresses match.
b 7
S A 6
b 0
S A 5
S A 4
S A 3
S A 2
S A 1
S A 0
S IM A R
R e g is te r
N o t im p le m e n te d , r e a d a s " 0 "
I2C
d e v ic e s la v e a d d r e s s
I C Slave Address Register - SIMAR
2
Rev. 1.10
45
February 1, 2011
HT82B60R
S C L
S R W
S la v e A d d r e s s
S ta rt
0
1
S D A
1
1
0
1
0
1
D a ta
S C L
1
0
0
1
A C K
0
A C K
0
1
0
S to p
0
S D A
S = S
S A =
S R =
M = S
D = D
A = A
P = S
S
ta rt (1
S la v e
S R W
la v e d
a ta (8
C K (R
to p (1
S A
b it)
A d d r e s s ( 7 b its )
b it ( 1 b it)
e v ic e s e n d a c k n o w le d g e b it ( 1 b it)
b its )
X A K b it fo r tr a n s m itte r , T X A K b it fo r r e c e iv e r 1 b it)
b it)
S R
M
D
A
D
A
S
S A
S R
M
D
A
D
A
P
2
I C Communication Timing Diagram
S ta rt
N o
N o
Y e s
H A A S = 1
?
Y e s
Y e s
H T X = 1
?
S R W = 1
?
N o
R e a d fro m
S IM D R
S E T H T X
C L R H T X
C L R T X A K
R E T I
W r ite to
S IM D R
D u m m y R e a d
F ro m S IM D R
R E T I
R E T I
Y e s
R X A K = 1
?
N o
C L R H T X
C L R T X A K
W r ite to
S IM D R
D u m m y R e a d
fro m S IM D R
R E T I
R E T I
I2C Bus ISR Flow Chart
Rev. 1.10
46
February 1, 2011
HT82B60R
· Data Byte
Peripheral Clock Output
The transmitted data is 8-bits wide and is transmitted
after the slave device has acknowledged receipt of its
slave address. The order of serial bit transmission is
the MSB first and the LSB last. After receipt of 8-bits of
data, the receiver must transmit an acknowledge signal, level ²0², before it can receive the next data byte.
If the transmitter does not receive an acknowledge bit
signal from the receiver, then it will release the SDA
line and the master will send out a STOP signal to release control of the I2C bus. The corresponding data
will be stored in the SIMDR register. If setup as a
transmitter, the microcontroller slave device must first
write the data to be transmitted into the SIMDR register. If setup as a receiver, the microcontroller slave device must read the transmitted data from the SIMDR
register.
The Peripheral Clock Output allows the device to supply
external hardware with a clock signal synchronised to
the microcontroller clock.
Peripheral Clock Operation
As the peripheral clock output pin, PCK, is shared with
I/O line, the required pin function is chosen via PCKEN
in the SIMCTL0 register. The clock source for the Peripheral Clock Output originates from the system clock
or a divided ration of the system clock. The PCKEN bit in
the SIMCTRL0 register is the overall on/off control, setting PCKEN bit high enables the Peripheral Clock, clearing the bit to zero disables it. The required division ratio
of the system clock is selected using the PCKP1 and
PCKP0 bits in the same register. If the device is powered down, this will disable the Peripheral Clock output.
S C L
S D A
P C K P S C 0
S ta r t b it
D a ta
s ta b le
D a ta
a llo w
c h a n g e
fS
Data Timing Diagram
P C K E N
P C L K
o r S E G
S e le c t
¸ 1 , 4 , 8
Y S
T im e r /E v e n t
C o u n te r 0 ¸ 2
· Receive Acknowledge Bit
When the receiver wishes to continue to receive the
next data byte, it must generate an acknowledge bit,
known as TXAK, on the 9th clock. The microcontroller
slave device, which is setup as a transmitter will check
the RXAK bit in the SIMCTL1 register to determine if it
is to send another data byte, if not then it will release
the SDA line and await the receipt of a STOP signal
from the master.
b 7
S IM 2
P C K P S C 1
S to p b it
P C L K
o r
S E G
S le e p M o d e
Peripheral Clock Block Diagram
b 0
S IM 1
S IM 0
P C K E N
P C K P S C 1 P C K P S C 0 S IM E N
S IM C T L 0 R e g is te r
N o t im p le m e n t e d , r e a d a s '0 "
S P I/I2C O n /O f c o n tro l
1 : e n a b le
0 : d is a b le
P C K o u tp u t c lo c k p r e s c a le r
P C K P S C 1 P C K P S C 0
fS
0
0
fS
0
1
fS
1
0
fS
1
1
C lo c k S o u r c e
Y S
Y S
Y S
Y S
/4
/8
/2
P e r ip h e r a l c lo c k e n a b le
1 : c lo c k a n d o u tp u t e n a b le
0 : c lo c k a n d o u tp u t d is a b le
S P I M a s te r /S la v e a n d c lo c k c o n tr o l - d e s c r ib e d e ls e w h o s e
Peripheral Clock Output Control - SIMCTL0
Rev. 1.10
47
February 1, 2011
HT82B60R
Application Circuits
P A 0 ~ P A 7
V D D
U S B -
V D D
1 0 m F
1 0 0 k W
0 .1 m F
P B 0 ~ P B 7
P C 0 ~ P C 7
U S B +
P D 0 ~ P D 7
V S S
P E 0 ~ P E 7
P F 0 ~ P F 1
1 0 k W
V 3 3 O
R E S
0 .1 m F
0 .1 m F
U S B P D N /D A T A
V S S
U S B P D P /C L K
H T 8 2 B 6 0 R
Note:
The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the
VDD is stable and remains within a valid operating voltage range before bringing RES high.
Components with * are used for EMC issue.
Rev. 1.10
48
February 1, 2011
HT82B60R
Instruction Set
subtract instruction mnemonics to enable the necessary
arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for
subtraction. The increment and decrement instructions
INC, INCA, DEC and DECA provide a simple means of
increasing or decreasing by a value of one of the values
in the destination specified.
Introduction
C e n t ra l t o t he s uc c es s f ul oper a t i on o f a n y
microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to
perform certain operations. In the case of Holtek
microcontrollers, a comprehensive and flexible set of
over 60 instructions is provided to enable programmers
to implement their application with the minimum of programming overheads.
Logical and Rotate Operations
For easier understanding of the various instruction
codes, they have been subdivided into several functional groupings.
The standard logical operations such as AND, OR, XOR
and CPL all have their own instruction within the Holtek
microcontroller instruction set. As with the case of most
instructions involving data manipulation, data must pass
through the Accumulator which may involve additional
programming steps. In all logical data operations, the
zero flag may be set if the result of the operation is zero.
Another form of logical data manipulation comes from
the rotate instructions such as RR, RL, RRC and RLC
which provide a simple means of rotating one bit right or
left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for
serial port programming applications where data can be
rotated from an internal register into the Carry bit from
where it can be examined and the necessary serial bit
set high or low. Another application where rotate data
operations are used is to implement multiplication and
division calculations.
Instruction Timing
Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are
required. One instruction cycle is equal to 4 system
clock cycles, therefore in the case of an 8MHz system
oscillator, most instructions would be implemented
within 0.5ms and branch or call instructions would be implemented within 1ms. Although instructions which require one more cycle to implement are generally limited
to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions
which involve manipulation of the Program Counter Low
register or PCL will also take one more cycle to implement. As instructions which change the contents of the
PCL will imply a direct jump to that new address, one
more cycle will be required. Examples of such instructions would be ²CLR PCL² or ²MOV PCL, A². For the
case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then
this will also take one more cycle, if no skip is involved
then only one cycle is required.
Branches and Control Transfer
Program branching takes the form of either jumps to
specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the
sense that in the case of a subroutine call, the program
must return to the instruction immediately when the subroutine has been carried out. This is done by placing a
return instruction RET in the subroutine which will cause
the program to jump back to the address right after the
CALL instruction. In the case of a JMP instruction, the
program simply jumps to the desired location. There is
no requirement to jump back to the original jumping off
point as in the case of the CALL instruction. One special
and extremely useful set of branch instructions are the
conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program
will continue with the next instruction or skip over it and
jump to the following instruction. These instructions are
the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.
Moving and Transferring Data
The transfer of data within the microcontroller program
is one of the most frequently used operations. Making
use of three kinds of MOV instructions, data can be
transferred from registers to the Accumulator and
vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most
important data transfer applications is to receive data
from the input ports and transfer data to the output ports.
Arithmetic Operations
The ability to perform certain arithmetic operations and
data manipulation is a necessary feature of most
microcontroller applications. Within the Holtek
microcontroller instruction set are a range of add and
Rev. 1.10
49
February 1, 2011
HT82B60R
Bit Operations
Other Operations
The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek
microcontrollers. This feature is especially useful for
output port bit programming where individual bits or port
pins can be directly set high or low using either the ²SET
[m].i² or ²CLR [m].i² instructions respectively. The feature removes the need for programmers to first read the
8-bit output port, manipulate the input data to ensure
that other bits are not changed and then output the port
with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.
In addition to the above functional instructions, a range
of other instructions also exist such as the ²HALT² instruction for Power-down operations and instructions to
control the operation of the Watchdog Timer for reliable
program operations under extreme electric or electromagnetic environments. For their relevant operations,
refer to the functional related sections.
Instruction Set Summary
The following table depicts a summary of the instruction
set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.
Table Read Operations
Table conventions:
Data storage is normally implemented by using registers. However, when working with large amounts of
fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an
area of Program Memory to be setup as a table where
data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be
referenced and retrieved from the Program Memory.
Mnemonic
x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
Description
Cycles
Flag Affected
1
1Note
1
1
1Note
1
1
1Note
1
1Note
1Note
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
C
1
1
1
1Note
1Note
1Note
1
1
1
1Note
1
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
1
1Note
1
1Note
Z
Z
Z
Z
Arithmetic
ADD A,[m]
ADDM A,[m]
ADD A,x
ADC A,[m]
ADCM A,[m]
SUB A,x
SUB A,[m]
SUBM A,[m]
SBC A,[m]
SBCM A,[m]
DAA [m]
Add Data Memory to ACC
Add ACC to Data Memory
Add immediate data to ACC
Add Data Memory to ACC with Carry
Add ACC to Data memory with Carry
Subtract immediate data from the ACC
Subtract Data Memory from ACC
Subtract Data Memory from ACC with result in Data Memory
Subtract Data Memory from ACC with Carry
Subtract Data Memory from ACC with Carry, result in Data Memory
Decimal adjust ACC for Addition with result in Data Memory
Logic Operation
AND A,[m]
OR A,[m]
XOR A,[m]
ANDM A,[m]
ORM A,[m]
XORM A,[m]
AND A,x
OR A,x
XOR A,x
CPL [m]
CPLA [m]
Logical AND Data Memory to ACC
Logical OR Data Memory to ACC
Logical XOR Data Memory to ACC
Logical AND ACC to Data Memory
Logical OR ACC to Data Memory
Logical XOR ACC to Data Memory
Logical AND immediate Data to ACC
Logical OR immediate Data to ACC
Logical XOR immediate Data to ACC
Complement Data Memory
Complement Data Memory with result in ACC
Increment & Decrement
INCA [m]
INC [m]
DECA [m]
DEC [m]
Rev. 1.10
Increment Data Memory with result in ACC
Increment Data Memory
Decrement Data Memory with result in ACC
Decrement Data Memory
50
February 1, 2011
HT82B60R
Mnemonic
Description
Cycles
Flag Affected
Rotate Data Memory right with result in ACC
Rotate Data Memory right
Rotate Data Memory right through Carry with result in ACC
Rotate Data Memory right through Carry
Rotate Data Memory left with result in ACC
Rotate Data Memory left
Rotate Data Memory left through Carry with result in ACC
Rotate Data Memory left through Carry
1
1Note
1
1Note
1
1Note
1
1Note
None
None
C
C
None
None
C
C
Move Data Memory to ACC
Move ACC to Data Memory
Move immediate data to ACC
1
1Note
1
None
None
None
Clear bit of Data Memory
Set bit of Data Memory
1Note
1Note
None
None
Jump unconditionally
Skip if Data Memory is zero
Skip if Data Memory is zero with data movement to ACC
Skip if bit i of Data Memory is zero
Skip if bit i of Data Memory is not zero
Skip if increment Data Memory is zero
Skip if decrement Data Memory is zero
Skip if increment Data Memory is zero with result in ACC
Skip if decrement Data Memory is zero with result in ACC
Subroutine call
Return from subroutine
Return from subroutine and load immediate data to ACC
Return from interrupt
2
1Note
1note
1Note
1Note
1Note
1Note
1Note
1Note
2
2
2
2
None
None
None
None
None
None
None
None
None
None
None
None
None
2Note
2Note
2Note
None
None
None
1
1Note
1Note
1
1
1
1Note
1
1
None
None
None
TO, PDF
TO, PDF
TO, PDF
None
None
TO, PDF
Rotate
RRA [m]
RR [m]
RRCA [m]
RRC [m]
RLA [m]
RL [m]
RLCA [m]
RLC [m]
Data Move
MOV A,[m]
MOV [m],A
MOV A,x
Bit Operation
CLR [m].i
SET [m].i
Branch
JMP addr
SZ [m]
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
RET A,x
RETI
Table Read
TABRDC [m](4) Read ROM code (locate by TBLP and TBHP) to data memory and TBLH
(5)
TABRDC [m]
Read ROM code (current page) to data memory and TBLH
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Miscellaneous
NOP
CLR [m]
SET [m]
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
Note:
No operation
Clear Data Memory
Set Data Memory
Clear Watchdog Timer
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of Data Memory
Swap nibbles of Data Memory with result in ACC
Enter power down mode
1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,
if no skip takes place only one cycle is required.
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by
the execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and
²CLR WDT2² instructions are consecutively executed. Otherwise the TO and PDF flags
remain unchanged.
4. Configuration option ²TBHP option² is enabled
5. Configuration option ²TBHP option² is disabled
Rev. 1.10
51
February 1, 2011
HT82B60R
Instruction Definition
ADC A,[m]
Add Data Memory to ACC with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the Accumulator.
Operation
ACC ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADCM A,[m]
Add ACC to Data Memory with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADD A,[m]
Add Data Memory to ACC
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
ADD A,x
Add immediate data to ACC
Description
The contents of the Accumulator and the specified immediate data are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + x
Affected flag(s)
OV, Z, AC, C
ADDM A,[m]
Add ACC to Data Memory
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
AND A,[m]
Logical AND Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² [m]
Affected flag(s)
Z
AND A,x
Logical AND immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical AND
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² x
Affected flag(s)
Z
ANDM A,[m]
Logical AND ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²AND² [m]
Affected flag(s)
Z
Rev. 1.10
52
February 1, 2011
HT82B60R
CALL addr
Subroutine call
Description
Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the
stack. The specified address is then loaded and the program continues execution from this
new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation
Stack ¬ Program Counter + 1
Program Counter ¬ addr
Affected flag(s)
None
CLR [m]
Clear Data Memory
Description
Each bit of the specified Data Memory is cleared to 0.
Operation
[m] ¬ 00H
Affected flag(s)
None
CLR [m].i
Clear bit of Data Memory
Description
Bit i of the specified Data Memory is cleared to 0.
Operation
[m].i ¬ 0
Affected flag(s)
None
CLR WDT
Clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT1
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT2
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
Rev. 1.10
53
February 1, 2011
HT82B60R
CPL [m]
Complement Data Memory
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa.
Operation
[m] ¬ [m]
Affected flag(s)
Z
CPLA [m]
Complement Data Memory with result in ACC
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa. The complemented result
is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m]
Affected flag(s)
Z
DAA [m]
Decimal-Adjust ACC for addition with result in Data Memory
Description
Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or
if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble
remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of
6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C
flag may be affected by this instruction which indicates that if the original BCD sum is
greater than 100, it allows multiple precision decimal addition.
Operation
[m] ¬ ACC + 00H or
[m] ¬ ACC + 06H or
[m] ¬ ACC + 60H or
[m] ¬ ACC + 66H
Affected flag(s)
C
DEC [m]
Decrement Data Memory
Description
Data in the specified Data Memory is decremented by 1.
Operation
[m] ¬ [m] - 1
Affected flag(s)
Z
DECA [m]
Decrement Data Memory with result in ACC
Description
Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] - 1
Affected flag(s)
Z
HALT
Enter power down mode
Description
This instruction stops the program execution and turns off the system clock. The contents
of the Data Memory and registers are retained. The WDT and prescaler are cleared. The
power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation
TO ¬ 0
PDF ¬ 1
Affected flag(s)
TO, PDF
Rev. 1.10
54
February 1, 2011
HT82B60R
INC [m]
Increment Data Memory
Description
Data in the specified Data Memory is incremented by 1.
Operation
[m] ¬ [m] + 1
Affected flag(s)
Z
INCA [m]
Increment Data Memory with result in ACC
Description
Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] + 1
Affected flag(s)
Z
JMP addr
Jump unconditionally
Description
The contents of the Program Counter are replaced with the specified address. Program
execution then continues from this new address. As this requires the insertion of a dummy
instruction while the new address is loaded, it is a two cycle instruction.
Operation
Program Counter ¬ addr
Affected flag(s)
None
MOV A,[m]
Move Data Memory to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator.
Operation
ACC ¬ [m]
Affected flag(s)
None
MOV A,x
Move immediate data to ACC
Description
The immediate data specified is loaded into the Accumulator.
Operation
ACC ¬ x
Affected flag(s)
None
MOV [m],A
Move ACC to Data Memory
Description
The contents of the Accumulator are copied to the specified Data Memory.
Operation
[m] ¬ ACC
Affected flag(s)
None
NOP
No operation
Description
No operation is performed. Execution continues with the next instruction.
Operation
No operation
Affected flag(s)
None
OR A,[m]
Logical OR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² [m]
Affected flag(s)
Z
Rev. 1.10
55
February 1, 2011
HT82B60R
OR A,x
Logical OR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² x
Affected flag(s)
Z
ORM A,[m]
Logical OR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²OR² [m]
Affected flag(s)
Z
RET
Return from subroutine
Description
The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
Affected flag(s)
None
RET A,x
Return from subroutine and load immediate data to ACC
Description
The Program Counter is restored from the stack and the Accumulator loaded with the
specified immediate data. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
ACC ¬ x
Affected flag(s)
None
RETI
Return from interrupt
Description
The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending
when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation
Program Counter ¬ Stack
EMI ¬ 1
Affected flag(s)
None
RL [m]
Rotate Data Memory left
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ [m].7
Affected flag(s)
None
RLA [m]
Rotate Data Memory left with result in ACC
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ [m].7
Affected flag(s)
None
Rev. 1.10
56
February 1, 2011
HT82B60R
RLC [m]
Rotate Data Memory left through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7
replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RLCA [m]
Rotate Data Memory left through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces
the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in
the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RR [m]
Rotate Data Memory right
Description
The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into
bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ [m].0
Affected flag(s)
None
RRA [m]
Rotate Data Memory right with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data
Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ [m].0
Affected flag(s)
None
RRC [m]
Rotate Data Memory right through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0
replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s)
C
RRCA [m]
Rotate Data Memory right through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is
stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s)
C
Rev. 1.10
57
February 1, 2011
HT82B60R
SBC A,[m]
Subtract Data Memory from ACC with Carry
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result
of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or
zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SBCM A,[m]
Subtract Data Memory from ACC with Carry and result in Data Memory
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SDZ [m]
Skip if decrement Data Memory is 0
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] - 1
Skip if [m] = 0
Affected flag(s)
None
SDZA [m]
Skip if decrement Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0, the program proceeds with the following instruction.
Operation
ACC ¬ [m] - 1
Skip if ACC = 0
Affected flag(s)
None
SET [m]
Set Data Memory
Description
Each bit of the specified Data Memory is set to 1.
Operation
[m] ¬ FFH
Affected flag(s)
None
SET [m].i
Set bit of Data Memory
Description
Bit i of the specified Data Memory is set to 1.
Operation
[m].i ¬ 1
Affected flag(s)
None
Rev. 1.10
58
February 1, 2011
HT82B60R
SIZ [m]
Skip if increment Data Memory is 0
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] + 1
Skip if [m] = 0
Affected flag(s)
None
SIZA [m]
Skip if increment Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0 the program proceeds with the following instruction.
Operation
ACC ¬ [m] + 1
Skip if ACC = 0
Affected flag(s)
None
SNZ [m].i
Skip if bit i of Data Memory is not 0
Description
If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation
Skip if [m].i ¹ 0
Affected flag(s)
None
SUB A,[m]
Subtract Data Memory from ACC
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUBM A,[m]
Subtract Data Memory from ACC with result in Data Memory
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUB A,x
Subtract immediate data from ACC
Description
The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will
be set to 1.
Operation
ACC ¬ ACC - x
Affected flag(s)
OV, Z, AC, C
Rev. 1.10
59
February 1, 2011
HT82B60R
SWAP [m]
Swap nibbles of Data Memory
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation
[m].3~[m].0 « [m].7 ~ [m].4
Affected flag(s)
None
SWAPA [m]
Swap nibbles of Data Memory with result in ACC
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged. The
result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4
ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0
Affected flag(s)
None
SZ [m]
Skip if Data Memory is 0
Description
If the contents of the specified Data Memory is 0, the following instruction is skipped. As
this requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation
Skip if [m] = 0
Affected flag(s)
None
SZA [m]
Skip if Data Memory is 0 with data movement to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator. If the value is
zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the
program proceeds with the following instruction.
Operation
ACC ¬ [m]
Skip if [m] = 0
Affected flag(s)
None
SZ [m].i
Skip if bit i of Data Memory is 0
Description
If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation
Skip if [m].i = 0
Affected flag(s)
None
TABRDC [m]
Read table (current page) to TBLH and Data Memory
Description
The low byte of the program code (current page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
Rev. 1.10
60
February 1, 2011
HT82B60R
TABRDC [m]
Move the ROM code (locate by TBLP and TBHP) to TBLH and data memory (ROM code
TBHP is enabled)
Description
The low byte of ROM code addressed by the table pointers (TBLP and TBHP) is moved to
the specified data memory and the high byte transferred to TBLH directly.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Description
The low byte of the program code (last page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
XOR A,[m]
Logical XOR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XORM A,[m]
Logical XOR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XOR A,x
Logical XOR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical XOR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² x
Affected flag(s)
Z
Rev. 1.10
61
February 1, 2011
HT82B60R
Package Information
20-pin SSOP (150mil) Outline Dimensions
1 1
2 0
A
B
1
1 0
C
C '
G
H
D
E
Symbol
Dimensions in inch
Min.
Nom.
Max.
A
0.228
¾
0.244
B
0.150
¾
0.158
C
0.008
¾
0.012
C¢
0.335
¾
0.347
D
0.049
¾
0.065
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.015
¾
0.050
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.10
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
4.01
C
0.20
¾
0.30
C¢
8.51
¾
8.81
D
1.24
¾
1.65
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.38
¾
1.27
H
0.18
¾
0.25
a
0°
¾
8°
62
February 1, 2011
HT82B60R
28-pin SSOP (150mil) Outline Dimensions
1 5
2 8
A
B
1
1 4
C
C '
G
H
D
E
Symbol
A
Dimensions in inch
Min.
Nom.
Max.
0.228
¾
0.244
B
0.150
¾
0.157
C
0.008
¾
0.012
C¢
0.386
¾
0.394
D
0.054
¾
0.060
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.022
¾
0.028
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.10
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
3.99
C
0.20
¾
0.30
C¢
9.80
¾
10.01
D
1.37
¾
1.52
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.56
¾
0.71
H
0.18
¾
0.25
a
0°
¾
8°
63
February 1, 2011
HT82B60R
48-pin SSOP (300mil) Outline Dimensions
4 8
2 5
A
B
1
2 4
C
C '
G
H
D
E
Symbol
A
F
Dimensions in inch
Min.
Nom.
Max.
0.395
¾
0.420
B
0.291
¾
0.299
C
0.008
¾
0.012
C¢
0.613
¾
0.637
D
0.085
¾
0.099
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.025
¾
0.035
H
0.004
¾
0.012
a
0°
¾
8°
Symbol
Rev. 1.10
a
Dimensions in mm
Min.
Nom.
Max.
A
10.03
¾
10.67
B
7.39
¾
7.59
C
0.20
¾
0.30
C¢
15.57
¾
16.18
D
2.16
¾
2.51
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.64
¾
0.89
H
0.10
¾
0.30
a
0°
¾
8°
64
February 1, 2011
HT82B60R
SAW Type 32-pin (5mm´5mm) QFN Outline Dimensions
D
D 2
2 5
3 2
2 4
b
1
E
E 2
e
1 7
8
1 6
A 1
A 3
L
9
K
A
Symbol
Min.
Nom.
Max.
A
0.028
¾
0.031
A1
0.000
¾
0.002
A3
¾
0.008
¾
b
0.007
¾
0.012
D
¾
0.197
¾
E
¾
0.197
¾
e
¾
0.020
¾
D2
0.049
¾
0.128
E2
0.049
¾
0.128
L
0.012
¾
0.020
K
¾
¾
¾
Symbol
Rev. 1.10
Dimensions in inch
Dimensions in mm
Min.
Nom.
Max.
A
0.70
¾
0.80
A1
0.00
¾
0.05
A3
¾
0.20
¾
b
0.18
¾
0.30
D
¾
5.00
¾
E
¾
5.00
¾
e
¾
0.50
¾
D2
1.25
¾
3.25
E2
1.25
¾
3.25
L
0.30
¾
0.50
K
¾
¾
¾
65
February 1, 2011
HT82B60R
48-pin LQFP (7mm´7mm) Outline Dimensions
C
H
D
3 6
G
2 5
I
3 7
2 4
F
A
B
E
4 8
1 3
K
a
J
1
Symbol
A
Dimensions in inch
Min.
Nom.
Max.
0.350
¾
0.358
B
0.272
¾
0.280
C
0.350
¾
0.358
D
0.272
¾
0.280
E
¾
0.020
¾
F
¾
0.008
¾
G
0.053
¾
0.057
H
¾
¾
0.063
I
¾
0.004
¾
J
0.018
¾
0.030
K
0.004
¾
0.008
a
0°
¾
7°
Symbol
Rev. 1.10
1 2
Dimensions in mm
Min.
Nom.
Max.
A
8.90
¾
9.10
B
6.90
¾
7.10
C
8.90
¾
9.10
D
6.90
¾
7.10
E
¾
0.50
¾
F
¾
0.20
¾
G
1.35
¾
1.45
H
¾
¾
1.60
I
¾
0.10
¾
J
0.45
¾
0.75
K
0.10
¾
0.20
a
0°
¾
7°
66
February 1, 2011
HT82B60R
Product Tape and Reel Specifications
Reel Dimensions
D
T 2
A
C
B
T 1
SSOP 20S (150mil), SSOP 28S (150mil)
Symbol
Description
Dimensions in mm
A
Reel Outer Diameter
330.0±1.0
B
Reel Inner Diameter
100.0±1.5
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
13.0
+0.5/-0.2
2.0±0.5
16.8
+0.3/-0.2
22.2±0.2
SSOP 48W
Symbol
Description
Dimensions in mm
A
Reel Outer Diameter
330.0±1.0
B
Reel Inner Diameter
100.0±0.1
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Rev. 1.10
13.0
+0.5/-0.2
2.0±0.5
32.2
+0.3/-0.2
38.2±0.2
67
February 1, 2011
HT82B60R
Carrier Tape Dimensions
P 0
D
P 1
t
E
F
W
C
D 1
B 0
P
K 0
A 0
R e e l H o le
IC
p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
SSOP 20S (150mil)
Symbol
Description
W
Carrier Tape Width
P
Cavity Pitch
E
Perforation Position
Dimensions in mm
16.0
+0.3/-0.1
8.0±0.1
1.75±0.10
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.5
D1
Cavity Hole Diameter
1.50
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
9.0±0.1
K0
Cavity Depth
2.3±0.1
7.5±0.1
+0.1/-0.0
+0.25/-0.00
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
SSOP 28S (150mil)
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
16.0±0.3
P
Cavity Pitch
8.0±0.1
E
Perforation Position
1.75±0.1
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.55
+0.10/-0.00
D1
Cavity Hole Diameter
1.50
+0.25/-0.00
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
10.3±0.1
K0
Cavity Depth
2.1±0.1
7.5±0.1
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
Rev. 1.10
68
February 1, 2011
HT82B60R
P 0
D
P 1
t
E
F
W
D 1
C
B 0
K 1
P
K 2
A 0
R e e l H o le ( C ir c le )
IC
p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
R e e l H o le ( E llip s e )
SSOP 48W
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
32.0±0.3
P
Cavity Pitch
16.0±0.1
E
Perforation Position
1.75±0.10
14.2±0.1
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
D1
Cavity Hole Diameter
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
12.0±0.1
B0
Cavity Width
16.2±0.1
K1
Cavity Depth
2.4±0.1
K2
Cavity Depth
3.2±0.1
2 Min.
1.50
+0.25/-0.00
t
Carrier Tape Thickness
0.35±0.05
C
Cover Tape Width
25.5±0.1
Rev. 1.10
69
February 1, 2011
HT82B60R
Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shenzhen Sales Office)
5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722
Holtek Semiconductor (USA), Inc. (North America Sales Office)
46729 Fremont Blvd., Fremont, CA 94538, USA
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com
Copyright Ó 2011 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.10
70
February 1, 2011