CIRRUS PA03A

PA03PA03
• PA03A
• PA03A
P r o d u c t IPA03A
Innnnoovvaa t i o n FFr roomm
PA03,
Power Operational Amplifiers
FEATURES
• MO-127 COPPER POWER DIP™ PACKAGE
• HIGH INTERNAL POWER DISSIPATION
— 500 watts
• HIGH VOLTAGE OPERATION — ±75V
• VERY HIGH CURRENT — ±30 amps
• INTERNAL SOA PROTECTION
• OUTPUT SWINGS CLOSE TO SUPPLY RAILS
• EXTERNAL SHUTDOWN CONTROL
12-pin DIP
PACKAGE STYLE CU
APPLICATIONS
• LINEAR AND ROTARY MOTOR DRIVES
• YOKE/MAGNETIC FIELD DEFLECTION
• PROGRAMMABLE POWER SUPPLIES to ±68V
• TRANSDUCER/AUDIO TO 1000W
TYPICAL APPLICATION
POSITION
FEEDBACK
+VS
DESCRIPTION
RBAL
The super power PA03 advances the state of the art in both
brute force power and self protection against abnormal operating conditions. Its features start with a copper dip package
developed by Apex Precision Power to extend power capabilities
well beyond those attainable with the familiar TO-3 package.
The increased pin count of the new package provides additional control features, while the superior thermal conductivity
of copper allows substantially higher power ratings.
The PA03 incorporates innovative current limiting circuits
limiting internal power dissipation to a curve approximating
the safe operating area of the power transistors. The internal
current limit of 35A is supplemented with thermal sensing
which reduces the current limit as the substrate temperature
rises. Furthermore, a subcircuit monitors actual junction
temperatures and with a response time of less than ten milliseconds reduces the current limit further to keep the junction
temperature at 175°C.
The PA03 also features a laser trimmed high performance
FET input stage providing superior DC accuracies both initially
and over the full temperature range.
EQUIVALENT
SCHEMATIC
8
11
12
OBJECT
TOOL
+
+S
+5V
SHUT DOWN
0/10V
DAC
R1
DESIRED
POSITION
–S PA03
–
–VS
C1
R2
The PA03 output power stages contain fast reverse recovery
diodes for sustained high energy flyback protection.
This hybrid integrated circuit utilizes thick film resistors,
ceramic capacitors and silicon semiconductors to maximize
reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The MO-127 Copper,
12-pin Power Dip™ package (see Package Outlines), is
hermetically sealed and isolated from the internal circuits.
Insulating washers are not recommended.
IMPORTANT: Observe mounting precautions.
+V
BAL
Q4
Q1
BAL
D1
Q3
Q2
Q12
Q5
1
2
–
Q17
Q20
A
Q20
B
+
4
+SHUT
Q18 DOWN
Q14
COMP
10
Q22
PA02U
Q19
Q29
Q31
Q30
Q32
OUT
6
–
Q24
3
–SHUT
DOWN
D2
+
7
Q16
9
D4
5
Q9
Q6 Q7
Q26
D3
Q34
–V
http://www.cirrus.com
Copyright © Cirrus Logic, Inc. 2009
(All Rights Reserved)
MAY 20091
APEX − PA03UREVJ
PA03 • PA03A
ABSOLUTE MAXIMUM RATINGS
P r o d u c t I n n o v a t i o nF r o m
SUPPLY VOLTAGE, +VS to –VS
OUTPUT CURRENT, within SOA
POWER DISSIPATION, internal
INPUT VOLTAGE, differential
INPUT VOLTAGE, common mode
TEMPERATURE, pin solder-10s
TEMPERATURE, junction1
TEMPERATURE RANGE, storage
OPERATING TEMP. RANGE, case
SHUTDOWN VOLTAGE, differential
SHUTDOWN VOLTAGE, common mode
SPECIFICATIONS
PARAMETER
TEST CONDITIONS 2
INPUT
OFFSET VOLTAGE, initial
OFFSET VOLTAGE, vs. temperature
OFFSET VOLTAGE, vs. supply
OFFSET VOLTAGE, vs. power
BIAS CURRENT, initial
BIAS CURRENT, vs. supply
OFFSET CURRENT, initial
INPUT IMPEDANCE, DC
INPUT CAPACITANCE
COMMON MODE VOLTAGE RANGE3
COMMON MODE REJECTION, DC
SHUTDOWN CURRENT4
SHUTDOWN VOLTAGE
SHUTDOWN VOLTAGE
TC = 25°C
Full temperature range
TC = 25°C
Full temperature range
TC = 25°C
TC = 25°C
TC = 25°C
TC = 25°C
TC = 25°C
Full temperature range
Full temp. range, VCM = ±20V
Full temperature range
Full temp. range, amp enabled
Full temp. range, amp disabled
GAIN
OPEN LOOP GAIN at 10Hz
GAIN BANDWIDTH PRODUCT at 1MHz
POWER BANDWIDTH
PHASE MARGIN
Full temp. range, full load
TC = 25°C, full load
TC = 25°C, IO = 15A, VO = 88VPP
Full temp. range, CC = 1.8nF
OUTPUT
VOLTAGE SWING3
VOLTAGE SWING3
VOLTAGE SWING3
CURRENT, peak
SETTLING TIME to .1%
SLEW RATE
CAPACITIVE LOAD
SHUTDOWN DELAY
TC = 25°C, IO = 30A
Full temp. range, IO = 12A
Full temp. range, IO = 146mA
TC = 25°C
TC = 25°C, 10V step
TC = 25°C, CC - open
Full temp. range, AV = 1
TC = –25°C, disable
TC = –25°C, operate
POWER SUPPLY
VOLTAGE
CURRENT, quiescent6
CURRENT, disable mode
Full temperature range
TC = 25°C
Full temperature range
THERMAL
RESISTANCE, AC junction to case5
RESISTANCE, DC junction to case
RESISTANCE, junction to ambient
TEMPERATURE, junction
TEMPERATURE RANGE, case
Full temp. range, F>60Hz
Full temp. range, F<60Hz
Full temperature range
Sustained operation
Meets full range specification
MIN
150V
Internally limited
500W
±25V
±VS
300°C
175°C
–65 to +150°C
–55 to +125°C
±5V
±VS
PA03
TYP
± .5
10
8
20
5
.01
2.5
1011
6
± VS –10V
86
108
100
3.5
PA03A
MAX MIN TYP
MAX
UNITS
± 2
± .25
± .5
30
5
10
*
10
50
3
10
*
50
1.5
10
*
*
*
*
*
*
.85
*
*
mV
µV/°C
µV/V
µV/W
pA
pA/V
pA
Ω
pF
V
dB
µA
V
V
92
102
1
30
65
*
*
*
*
*
dB
MHz
kHz
°
± VS –7
± VS –5
± VS –4
30
6.2
4.2
3.5
*
*
*
*
*
*
*
*
*
*
*
*
V
V
V
A
µs
V/µs
nF
µs
µs
8
8
2
10
20
± 15
– 25
± 50
125
25
± 75
*
300
40
*
*
*
*
*
*
.22
.25
14
.28
*
*
.3
*
*
*
150
*
85
*
*
V
mA
mA
°C/W
°C/W
°C/W
°C
°C
NOTES: * The specification of PA03A is identical to the specification for PA03 in applicable column to the left.
1. Long term operation at the maximum junction temperature will result in reduced product life. Derate power dissipation to achieve
high MTTF.
2. The power supply voltage for all specifications is the TYP rating unless noted as a test condition.
3. +VS and –VS denote the positive and negative supply rail respectively. Total VS is measured from +VS to –VS.
4. Rating applies if both shutdown inputs are least 1V inside supply rails. If one of the shutdown inputs is tied to a supply rail, the
current in that pin may increase to 2.4mA.
5. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.
6. The PA03 must be used with a heatsink or the quiescent power may drive the unit into thermal shutdown.
2
PA02U
PA03 • PA03A
POWER DERATING
300
200
100
0
64
16
4
1
.25
.06
–15
40
80
120
160
200
CASE TEMPERATURE, TC (°C)
PHASE, Ф (°)
=
CC
–90
–120
–150
pF
00
18
10
100 1K 10K .1M 1M 10M
FREQUENCY, F (Hz)
–210
COMMON MODE REJECTION
80
2.5
VOLTS
5.0
60
–2.5
20
–5.0
1.0
0.3
100
1K
10K .1M
FREQUENCY, F (Hz)
1M
HARMONIC DISTORTION
5
10
15
20
TIME, t (µS)
25
30
QUIESCENT CURRENT
1.2
°C
25
=1
=2
TC
°C
5
20
25
10
15
OUTPUT CURRENT, IO (A)
30
INPUT NOISE
20
10
6
4
2
10
100
10K
1K
FREQUENCY, F (Hz)
.1M
POWER RESPONSE
100
30
20
10
N
50
40
F
0p
40
60
80
100
120
140
TOTAL SUPPLY VOLTAGE, VS (V)
0
pF
70
5°C
TC = 8
.6
.4
1
150
25
=–
TC
2
PE
=O
1.0
TC
5°C
°C
25
=1
CC
TC
.8
3
=2
80
300
1K
3K 10K 30K
FREQUENCY, F (Hz)
1.4
0
=–
5°C
TC
=4
PA02U
100
VIN = .5V, AV = 10
RL =.5Ω
TC
4
PULSE RESPONSE
°C
55
5
=1
.01
100 1K 10K .1M 1M 10M
FREQUENCY, F (Hz)
6
CC
VS = 50V
AV = 10
PO = 200W
RL = 4Ω
.03
.003
30
–7.5
OUTPUT VOLTAGE SWING
CC
0.1
10
10
0
40
1
1
7.5
100
0
0
–50 –25 0
25 50 75 100 125
CASE TEMPERATURE, TC (°C)
INPUT NOISE VOLTAGE, VN (nV/√Hz)
120
1
–180
NORMALIZED, IQ (X)
COMMON MODE REJECTION, CMR (dB)
N
PE
O
0
–20
DISTORTION, (%)
N
F
0p
80
PE
=O
=1
–60
20
10
7
CC
–30
80
40
20
105
5
45
65
85
25
CASE TEMPERATURE, TC (°C)
CC
100
CC = 470pF
30
PHASE RESPONSE
0
=
CC
OPEN LOOP GAIN, A (dB)
SMALL SIGNAL RESPONSE
120
60
40
VOLTAGE DROP FROM SUPPLY (V)
0
CURRENT LIMIT
50
CURRENT LIMIT, ILIM (A)
400
BIAS CURRENT
256
OUTPUT VOLTAGE, VO (VP-P)
500
NORMALIZED BIAS CURRENT, IB (X)
INTERNAL POWER DISSIPATION, P(W)
P r o d u c t I n n o v a t i o nF r o m
3K 5K
10K
50K 100K
FREQUENCY, F (Hz)
300K
3
PA03 • PA03A
P r o d u c t I n n o v a t i o nF r o m
The internal substrate contains beryllia (BeO).
Do not break the seal. If accidentally broken, do
not crush, machine, or subject to temperatures
in excess of 850°C to avoid generating toxic
fumes.
SOA
EXTERNAL CONNECTIONS
PHASE COMP.
GENERAL
Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking,
mounting, current limit, SOA interpretation, and specification
interpretation. Visit www.cirrus.com for design tools that help
automate tasks such as calculations for stability, internal power
dissipation, current limit; heat sink selection; Apex Precision
Power’s complete Application Notes library; Technical Seminar
Workbook; and Evaluation Kits.
MOUNTING PRECAUTIONS
The PA03 copper base is very soft and easily bent. Do not
put any stress on the mounting ears of this package. This calls
for caution when pushing the amplifier into certain types of
packaging foam and particularly when inserting the device into
a socket. Insert the amplifier into the socket only by pushing
on the perimeter of the package lid. Pushing the unit into the
socket by applying pressure to the mounting tabs will bend
the base due to the high insertion force required. The base
will then not contact the heatsink evenly resulting in very poor
heat transfer. To remove a unit from a socket, pry the socket
away from the heatsink so that the heatsink will support the
amplifier base evenly. Recommended mounting torque is 8–10
in.-lbs. (.9–1.13 N•m).
SAFE OPERATING AREA (SOA)
Due to the internal (non-adjustable) current limit of the PA03,
worst case power dissipation calculations must assume current capability of 46 amps. Application specific circuits should
be checked against the SOA curve when relying upon current
limit for fault protection.
SAFE OPERATING AREA CURVES
Second breakdown limitations do apply to the PA03 but are
less severe, since junction temperature limiting responds within
10ms. Stress levels shown as being safe for more than 10ms
duration will merely cause thermal shutdown.
Under normal operating conditions, activation of the thermal
shutdown is a sign that the internal junction temperatures have
reached approximately 175°C. Thermal shutdown is a short
term safety feature. If the conditions remain that cause thermal
shutdown, the amplifier will oscillate in and out of shutdown,
creating peak high power stresses, destroying useful signals,
and reducing the reliability of the device.
4
mS
10
mS
dc
5
TC = 25°C
N
+OUTPUT
† IMPORTANT: OBSERVE
MOUNTING PRECAUTIONS.
REVERSE INSERTION
WILL DESTROY UNIT.
10
1.0
OW
+SUPPLY
If unused, tie Pins
11 & 12 to +SUPPLY.
L
KD
PHASE COMP.
Pins 6 & 7 must be
connected together.
MA
mS
EA
†
BALANCE CONTROL
100
BR
–SUPPLY
–OUTPUT
BALANCE CONTROL
ER
ND
+SHUT DN
TOP
VIEW
12
11
10
9
8
7
CURRENT LIMIT ZONE
TH
CO
–SHUT DN
1
2
3
4
5
6
40
30
SE
–INPUT
+INPUT
OUTPUT CURRENT FROM +VS OR –VS (A)
CAUTION
1
10
20
50
100
150
SUPPLY TO OUTPUT DIFFERENTIAL VS –VO (V)
BALANCE CONTROL
The voltage offset of the PA03 may be externally adjusted
to zero. To implement this adjustment install a 100 to 200 ohm
potentiometer between pins 11 and 12 and connect the wiper
arm to the positive supply. Bypass pins 11 and 12 each with
at least a .01µF ceramic capacitor.
If the optional adjust provision is not used, connect both
pins 11 and 12 to the positive supply.
OUTPUT STAGE SHUTDOWN
The entire power stage of the PA03 may be disabled using one of the circuits shown in Figure 1. There are many
applications for this function. One is a load protection based
on power delivered to the load or thermal rise. Another one is
conservation of power when using batteries. The control voltage requirements accommodate a wide variety logic drivers.
1. CMOS operating at +5V can drive the control pins directly.
2. CMOS operating at greater than 5V supplies need a voltage
divider.
3. TTL logic needs a pull up resistor to +5V to provide a swing
to the fully disabled voltage (3.5V). When not using the
shutdown feature, connect both pins 3 and 4 to common.
PHASE COMPENSATION
At low gain settings an external compensation capacitor
is required to insure stability. In addition to the resistive feedback network, roll off or integrating capacitors must also be
considered. A frequency of 1 MHz is most appropriate to calculate gain. Operation at gains below 10, without the external
compensation capacitor opens the possibility of oscillations
near output saturation regions when under load, the improper
operation of the thermal shutdown circuit. This can result in
amplifier destruction.
At gains of 10 or more:
1. No external components are required.
2. Typical slew rate will be 8V/µs.
3. Typical phase margin will be 70°.
PA02U
PA03 • PA03A
P r o d u c t I n n o v a t i o nF r o m
At a gain of 3:
1. Connect a 470pF compensation capacitor between
pins 9 and 10.
2. Typical slew rate will be 5V/µs.
3. Typical phase margin will be 45°.
At unity gain:
1. Connect a 1.8nF compensation capacitor between
pins 9 and 10.
2. Typical slew rate will be 1.8V/µs.
3. Typical phase margin will be 65°.
FIGURE 1a.
DIRECT DRIVE
OF SHUTDOWN
+5V
4
1K
*
0 = OPERATE
1 = SHUT DN
FIGURE 1b.
HIGH VOLTAGE
LOGIC INTERFACE
0 = SHUT DN
1 = OPERATE
PA03
500Ω
Q14
* NOT REQUIRED
WHEN USING
CMOS LOGIC
1K
3
500Ω
Q22
+15V
PA03
2R
CMOS
4
500Ω
Q14
1K
R
3
FIGURE 1c.
THERMALLY
ACTIVATED
SHUTDOWN
+VS
500Ω
4
R1
**
** SELECT SHUTOFF
TEMPERATURE
SELECT R4 FOR 5V
DROP ON R2
R3
360Ω
500Ω
R2
4.7K
PA03
Q14
1K
3
360–
400mV
Q22
500Ω
Q22
R4
30K
LOAD
THERMAL SENSE
TRANSISTOR
Contacting Cirrus Logic Support
For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.
For inquiries via email, please contact [email protected]
International customers can also request support by contacting their local Cirrus Logic Sales Representative.
To find the one nearest to you, go to www.cirrus.com
IMPORTANT NOTICE
Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE
SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE
CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES,
BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL
LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc.
All other brand and product names in this document may be trademarks or service marks of their respective owners.
PA02U
5