TABLE OF CONTENTS 1. GENERAL DESCRIPTION .......................................................................................................................1 2. FEATURES ...............................................................................................................................................1 3. ORDERING INFORMATION.....................................................................................................................1 5. FUNCTIONAL BLOCK DESCRIPTIONS ................................................................................................3 LCD Polarity Reverse Signal Generator...............................................................................................3 Clock Signal Generator .........................................................................................................................3 -V1 Discharge Circuit .............................................................................................................................3 Column Driver Voltage Generator ........................................................................................................3 Row Driver Voltage Generator ..............................................................................................................3 Row Driver Voltage Conversion Circuit ...............................................................................................3 VDD_ROW Voltage Generator...............................................................................................................3 +V1 Voltage Generator...........................................................................................................................3 6. PINS ASSIGNMENT .................................................................................................................................4 7. PIN DESCRIPTION ...................................................................................................................................5 8. DC CHARACTERISTICS ..........................................................................................................................8 Maximum Ratings...................................................................................................................................8 9. Electrical Characteristics ..................................................................................................................9 10. AC CHARACTERISTICS ......................................................................................................................10 Input Timing Characteristics...............................................................................................................10 Output Timing Characteristics............................................................................................................11 11. EXPLANATION OF FUNCTIONS.........................................................................................................12 LCD Polarity Reverse Signal Generator.............................................................................................13 Clock Signal Generator .......................................................................................................................14 Driver Voltage Generator.....................................................................................................................14 i Contrast Control Circuit ......................................................................................................................15 +V1 Voltage Generator.........................................................................................................................15 -V1 and +V1 Discharge Circuit ............................................................................................................16 Power Up and Power Down Sequence...............................................................................................16 12. APPLICATION CIRCUIT (SSD1730 5X STEP-UP MODE).................................................................17 13. PACKAGE DIMENSIONS.....................................................................................................................18 ii SOLOMON SYSTECH LIMITED SEMICONDUCTOR TECHNICAL DATA SSD1730 Advanced Infomation SSD1730 MLA Power Chip CMOS 1. GENERAL DESCRIPTION The SSD1730 is a power chip for operating four-line MLA (Multi Line Addressing) LCD drivers. It consists of a CMOS charge pump-type voltage converter that can generate all the bias voltages required for the four-line MLA drive based on a single power supply input. This can be used for the system that is formed by a column (segment) driver such as SSD1870 and a row (common) driver such as SSD1881. Such type of display system is able to produce a module with lower power consumption when comparing with the conventional driving method. 2. FEATURES ! Single Power Supply Operation, +2.4V to +3.6V ! ! ! ! ! ! ! ! ! Low current consumption Two step-up modes, 5X or 6X step-up by internal charge pump DC/DC converter Internal LCD voltage generator to generate all LCD voltages required for 4-line MLA driving External contrast control Internal –V1 discharge circuit to discharge the residual charge at the row driver negative voltage-side power supply voltage terminal –V1 Internal “power off” function using an external signal Equipped internally with a LCD polarity reverse signal generator Polarity reversed period in the range of 2P to 17P Available in 48 pin QFP package (0.5 mm terminal pitch) 3. ORDERING INFORMATION Ordering Part Number SSD1730QL3 Package Dimension 7 mm x 7mm Package Form 48 LQFP Table 1 - Ordering Information This document contains information on a new product. Specifications and information herein are subject to change without notice. IC manufactured under Motif license including U.S. Patent No. 5,420,604 Copyright 2001 SOLOMON Systech Limited Rev 2.0 04/2002 4. BLOCK DIAGRAM VDD_PWR VSS L0 C1P L1 L2 LCD Polarity L3 Reverse Signal Generator FR XFR C1N C2P Driver Voltage Gener- C2N -V3 C3P ator C3N Column (Segment) V2 C4P C4N -V2 LP Clock Signal Generator C1PB Row (Common) Driver XSLP C1NB Voltage Generator -V3B HC Row Driver Voltage Conversion Circuit C5P C5N VEM C6N VEE -V1 Discharge Circuit C8N VDD_ROW Voltage Generator VDD_ROW C7N +V1 Voltage Generator -V1 AB XBB Figure 1 - Block Diagram SOLOMON Rev 2.0 04/2002 SSD1730 2 5. FUNCTIONAL BLOCK DESCRIPTIONS LCD Polarity Reverse Signal Generator This circuit generates the polarity reverse signals FR and XFR from the pulse signal LP. The polarity reversal interval is controlled by four pins L0, L1, L2 & L3 and the range is from 2P to 17P (1P is equal to one LP period), Table 15 shows their relationship. The polarity of the FR signal and the XFR signal are mutually opposite, so that the upper and lower screens can be driven mutually in opposite phases when a two-screen drive panel is used. Clock Signal Generator This circuit generates the clock for the charge pump from the pulse signal LP. When the display control signal XSLP is set to VSS, the clock will stop and the voltage converter will halt. For normal display mode, XSLP must be tied to VDD_PWR. Besides, this circuit also generates the signals AB & XBB which are the clocks for the column driver voltage generator and the row driver voltage generator. Figure 7 shows their timing characteristics. -V1 Discharge Circuit When the display is off or the power is off, this circuit will discharge the residual charges at the negative voltage level-side power supply voltage terminal –V1 of the row driver. Column Driver Voltage Generator This circuit accompanying with external components generates voltages for column driver. In SSD1730, three voltage outputs including V2, -V2 and -V3 will be generated and their voltage levels are based on the supply voltage VDD_PWR. Their relationship is V2 = VDD_PWR/2, -V2 = -(VDD_PWR/2) and –V3 = -VDD_PWR. Row Driver Voltage Generator This voltage generator consists of three circuits (1) Row driver voltage conversion circuit, (2) VDD_ROW voltage generator and (3) +V1 voltage generator. Row Driver Voltage Conversion Circuit This circuit generates VEE voltage which is used to generate +V1 & -V1 power supply voltages for row driver. There are two step-up modes 5X and 6X which are set by the HC pin. When HC pin is tied to VSS, 5X step-up mode is chosen. When HC pin is tied to -V3B, 6X step-up mode is chosen. In SSD1730, VDD_PWR is taken as the reference, VEE is equal to -4 x VDD_PWR at 5X step-up mode while VEE is equal to -5 x VDD_PWR at 6X step-up mode. For the contrast adjustment, it is performed through the use of an external emitter follower circuit to adjust VEE to generate –V1, this contrast control circuit is shown in Figure 9. VDD_ROW Voltage Generator VDD_ROW voltage generator is used to generate VDD_ROW, which is the power supply to the logic circuit of a row driver. +V1 Voltage Generator +V1 voltage generator accompanies with an external MOS transistor to generate +V1 voltage, which is required for the row driver. Figure 10 shows the accompanying external circuit for generating +V1 voltage. 3 SSD1730 Rev 2.0 04/2002 SOLOMON 6. PINS ASSIGNMENT The package of SSD1730 is 48 LQFP and Table 2 shows its pin assignment. Pin 1 Figure 2 - Pinout Diagram Pin# Signal Name Pin# Signal Name Pin# Signal Name Pin# 1 2 3 4 5 6 7 8 9 10 11 12 -V1 C8N VDD_ROW C7N VSS VEE C6N VEM C5N HC NC1 C5P 13 14 15 16 17 18 19 20 21 22 23 24 -V3B C1NB VSS C1PB VDD_PWR C4N -V2 C4P -V3 VSS C1N C2N 25 26 27 28 29 30 31 32 33 34 35 36 NC2 NC 3 -V3 C2P VDD_PWR C1P VSS C3N V2 NC4 C3P VDD_PWR 37 38 39 40 41 42 43 44 45 46 47 48 Signal Name L0 L1 L2 L3 VSS LP FR XFR XSLP XTST AB XBB Table 2 - Pin Assignment Table SOLOMON Rev 2.0 04/2002 SSD1730 4 7. PIN DESCRIPTION Key: I =Input O =Output I/O = Bi-Directional (Input/Output) P = Power pin NC = Dummy pin Pin Name VDD_PWR VSS Type P P Pin# 17, 29 &36 5, 15, 22, 31 & 41 Description Power supply pin Ground pin Table 3 - Power Supply Pins Pin Name L0 to L3 Type I Pin# 37 to 40 FR O 43 XFR O 44 Description These input pins are used to set the polarity reversal interval ranging from 2P to 17P. This is an output pin and the FR signal is generated from the LCD polarity reverse signal generator. This is an output pin and the XFR signal is also generated from the LCD polarity reverse signal generator. This signal is a reverse phase from FR signal. Table 4 - Pins for frame signal generator Pin Name LP Type I Pin# 42 XSLP I 45 Description This input pin is used to generate the charge pump clock and the polarity reverse signal FR and XFR. A pulse signal with a period of 1P should be fed into this pin. This input pin is used to switch on or off the display. When it is set to VSS level, the clock and the operations of the voltage converter will be stop. The display will be off. When it is set to VDD_PWR level, the display will be on. Table 5 - Pins for clock signal generator 5 SSD1730 Rev 2.0 04/2002 SOLOMON Pin Name -V1 Type I/O Pin# 1 Description This is the row driver negative voltage level power supply voltage terminal. The –V1 is an input signal to the contrast adjustment circuit this is used to adjust the display contrast. Besides, this is the power supply to the +V1 voltage generator control circuit. Table 6 - Pins for –V1 discharge circuit Pin Name C1P Type I/O Pin# 30 C1N I/O 23 C2P I/O 28 C2N I/O 24 -V3 O 21, 27 C3P I/O 35 C3N I/O 32 V2 I/O 33 C4P I/O 20 C4N I/O 18 -V2 O 19 Description The positive-side connection terminal for a capacitor C1 to generate -V3 output voltage. (Refer to the application circuit) The negative-side connection terminal for a capacitor C1 to generate -V3 output voltage. (Refer to the application circuit) The positive-side connection terminal for a capacitor C2 to generate -V3 output voltage. (Refer to the application circuit) The negative-side connection terminal for a capacitor C2 to generate -V3 output voltage. (Refer to the application circuit) This is -V3 output voltage, which is for the power supply of segment driver. The positive-side connection terminal for a capacitor C3 to generate V2 output voltage. (Refer to the application circuit) The negative-side connection terminal for a capacitor C3 to generate V2 output voltage. (Refer to the application circuit) This is V2 output voltage which is for the power supply of segment driver. The positive-side connection terminal for a capacitor C4 to generate -V2 output voltage. (Refer to the application circuit) The negative-side connection terminal for a capacitor C4 to generate -V2 output voltage. (Refer to the application circuit) This is -V2 output voltage which is for the power supply of segment driver. Table 7 - Pins for column (segment) driver voltage generator SOLOMON Rev 2.0 04/2002 SSD1730 6 Pin Name Type C8N I/O VDD_ROW O AB O XBB O C7N I/O C1PB I/O C1NB I/O -V3B O HC I C5P I/O C5N I/O VEM O C6N I/O VEE O Pin# Description Pins for VDD_ROW voltage generator 2 The negative-side connection terminal for a capacitor C11 to generate VDD_ROW output voltage. (Refer to the application circuit) 3 This is VDD_ROW output voltage which is the power supply to the logic circuit part of row driver. Pins for +V1 voltage generator 47 This is the clock output for the external n-channel MOS transistor control in the +V1 voltage generator circuit. 48 This is the clock output for the external p-channel MOS transistor control in the +V1 voltage generator circuit. 4 The negative-side connection terminal for a capacitor C18 to generate +V1 output voltage. (Refer to the application circuit) Pins for row driver voltage conversion circuit 16 The positive-side connection terminal for a capacitor C10 and C11 to generate -V3B output voltage. (Refer to the application circuit) 14 The negative-side connection terminal for a capacitor C10 to generate -V3B output voltage. (Refer to the application circuit) 13 This is -V3B output voltage equipped as the middle voltage level for generating VEE output voltage. 10 This pin is used to select 5X or 6X step-up mode. When it is tied to VSS, 5X step-up mode will be set. When it is tied to -V3B, 6X step-up mode will be set. 12 The positive-side connection terminal for a capacitor C8 and C9 to generate VEM output voltage. (Refer to the application circuit) 9 The negative-side connection terminal for a capacitor C8 to generate VEM output voltage. (Refer to the application circuit) 8 This is VEM output voltage equipped as the middle voltage level for generating VEE output voltage. 7 The negative-side connection terminal for a capacitor C9 to generate VEE output voltage. (Refer to the application circuit) 6 This is VEE output voltage. Table 8 - Pins for row (common) driver voltage generator Pin Name XTST Type I Pin# 46 NC,1 NC2, NC3, NC4 NC 11, 25, 26, 34 Description This is a test pin. This pin must be tied to the VDD_PWR level in normal application. Dummy Pins. These pins must be left open & unconnected in normal application. Table 9 - Test circuit pins and Dummy pins 7 SSD1730 Rev 2.0 04/2002 SOLOMON 8. DC CHARACTERISTICS Maximum Ratings Symbol VDD_PWR -V1 Vin IDD IV2 I-V2 I-V3 IVEE IVDD_ROW TA TSTG Parameter Supply voltage Row driver negative supply voltage Input voltage Input current Output current at V2 Output current at -V2 Output current at -V3 Output current at VEE Output current at VDD_ROW Operating Temperature Storage Temperature Range Value 3.7 VEE–0.3 to 0.3 -0.3 to VDD_PWR+3.0 10 6 6 5 1 0.1 -20 to +85 -65 to +150 Unit V V V mA mA mA mA mA mA °C °C Table 10 - Maximum Ratings for DC characteristics (Voltage Referenced to VSS, TA=25°C) Maximum ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits shown in the Electrical characteristics table. This device contain circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. All dummy pins and NC pins must be left open & unconnected. Do not connect or group dummy pins or NC pins together. SOLOMON Rev 2.0 04/2002 SSD1730 8 9. Electrical Characteristics Symbol Parameter VDD_PWR Supply voltage range -V1 Istd IDP1 IDP2 VEE Row driver negative supply voltage Range Standby Mode Supply Current Drain at VDD_PWR Display Mode Supply Current Drain at VDD_PWR in 5X step-up mode Display Mode Supply Current Drain at VDD_PWR in 6X step-up mode Output voltage at VEE pin -V2 -V3 VIH Min Typ Max Unit 2.4 3.3 3.6 V VEE+0.6 -- -V3 V VDD_PWR=2.4V to 3.6V, Display off (XSLP=VIL). -- 2 5 µA VDD_PWR=2.7V, 5X step-up, LP period=69µs, LP width=1µs, Display on (XSLP=VIH), No loading -- 270 380 µA VDD_PWR=2.7V, 6X step-up, LP period=69µs, LP width=1µs, Display on (XSLP=VIH), No loading -- 350 480 µA VDD_PWR =2.7V -- -12.25 -- V VDD_PWR =2.4V -- -10.85 -- V -V1+2.7 -- V -V1+2.4 -- V 1.313 -- V 1.16 -- V -1.276 -- V -1.134 -- V -2.646 -- V -2.352 -- V -- VDD_PWR (Absolute value referenced to VSS) (Absolute value referenced to VSS) 6X step-up, LP period=69µs, LP width=1µs, Display on (XSLP=VIH), Io=0.4mA (from VSS) VDD_PWR -=2.7V VDD_PWR -=2.4V VDD_PWR 6X step-up, LP period=69µs, LP -=2.7V Output voltage at V2 pin width=1µs, Display on VDD_PWR -(XSLP=VIH), Io=2mA (to VSS) =2.4V 6X step-up, LP period=69µs, LP VDD_PWR -=2.7V width=1µs, Display on Output voltage at -V2 pin (XSLP=VIH), Io=2mA (from VDD_PWR -VSS) =2.4V 6X step-up, LP period=69µs, LP VDD_PWR -=2.7V width=1µs, Display on Output voltage at -V3 pin (XSLP=VIH), Io=1mA (from VDD_PWR -VSS) =2.4V Input High voltage at pins: LP, XSLP, L0, L1, VDD_PWR = 2.4V - 3.6V 0.8*VDD_PWR L2, L3 and XTST Output voltage at VDD_ROW VDD_ROW pin V2 Test Condition 6X step-up, LP period=69µs, LP width=1µs, Display on (XSLP=VIH), Io=0.02mA (to – V1) V VIL VOH Input Low voltage at pins : LP, XSLP, L0, L1, L2, L3 and XTST Output High Voltage at pins : XBB, AB, FR and VDD_PWR = 2.4V - 3.6V, Iout=-20µA XFR 0 -- 0.2*VDD_PWR VDD_PWR-0.1 -- VDD_PWR V VOL Output Low Voltage at pins : XBB, AB, FR and XFR VDD_PWR = 2.4V - 3.6V, Iout=-20µA 0 -- 0.1 Table 11 - Electrical characteristics (Voltage Referenced to VSS, TA=25°C) 9 SSD1730 Rev 2.0 04/2002 SOLOMON 10. AC CHARACTERISTICS Input Timing Characteristics Symbol Parameter Min Typ Max Unit tLPC LP Period 50 70 125 µs tLPW LP Width 70 1000 *2000 ns tLPr LP Rise Time -- -- 10 ns tLPf LP Fall Time -- -- 10 ns Table 12 - Input Timing Characteristics (Voltage Referenced to VSS, VDD_PWR = 2.4 to 3.6V, TA = 25°C) Remark *: It is noted that the wider the positive LP pulse with, the higher the output impedance of the output voltage. The chip can function with positive LP pulse width in excess of 2000ns, but high output impedance will be found. t L PW LP tL PC t L Pf t LP r Figure 3 - Timing Characteristics for input pin LP SOLOMON Rev 2.0 04/2002 SSD1730 10 Output Timing Characteristics LP pulse width = 1000ns, -V1 = VEE + 0.6V, 6X step-up mode application Symbol Parameter Min Typ Max Unit 330 -- 3300 ns 330 -- 3300 ns tFRf FR/XFR Signal Rise Delay Time (with loading = 50pF) FR/XFR Signal Fall Delay Time (with loading = 50pF) tABr AB Signal Rise Delay Time 230 -- 2000 ns tAbf AB Signal Fall Delay Time 180 -- 1900 ns tXBBr XBB Signal Rise Delay Time 130 -- 1100 ns tXBBf XBB Signal Fall Delay Time 280 -- 3200 ns tOFFr Rising Edge Output Phase Differential Time 1000 -- 2400 ns tOFFf Falling Edge Output Phase Differential Time 1000 -- 2200 ns tC7Nr C7N Signal Rising Edge Delay Time 270 -- 2400 ns tC7Nf C7N Signal Falling Edge Delay Time 490 -- 3800 ns tFRr Table 13 - Output Timing Characteristics tF Rf t F Rr FR XFR LP tABf t ABr tXBB r t XBBf AB tO F F r t OF F f XBB t C 7N f tC 7N r VSS VSS VSS-1. 0V t C7 Nf tC 7N r C7N VL+1.0V -V1+1.0V -V1 VL -V1 VL Figure 4 - Output Timing Characteristics 11 SSD1730 Rev 2.0 04/2002 SOLOMON 11. EXPLANATION OF FUNCTIONS This SSD1730 is a power chip for operating four-line MLA LCD drivers. It consists of a CMOS charge pump-type voltage generator which can produce all of the bias voltages for a four-line MLA driven. SSD1730 power chip can be used as a voltage generator to a display system formed by column driver such as SSD1870 and row driver such as SSD1881. In SSD1730, all output voltages are generated or reference from supply power VDD_PWR. The voltage levels at 5X or 6X step-up mode can be calculated by the logical formulas that are summarized in Table 14. External components +V1 +V1 VDD_PWR VSS VDD_PWR V2 VSS -V2 -V3 V3 V2 VSS -V2 -V3 VC SSD1870 Column Driver VDD_ROW VDD_ROW -V1 VEE -V1 SSD1730 Power Chip SSD1881 Row Driver Figure 5 - Voltage levels relationship between power chip, column driver and row driver 5X Step-up Mode Voltage Level Logical Formula (VDD_PWR=3.3V) +V1=-(-V1) 13.2 - γ =4 x (VDD_PWR-VSS) - γ V3=VDD_PWR-VSS 3.3 V2=0.5 x (VDD_PWR-VSS) 1.65 VC=VSS 0.0 -V2=-0.5 x (VDD_PWR-VSS) -1.65 -V3=-V3B=-(VDD_PWR-VSS) -3.3 VEM=-2 x (VDD_PWR-VSS) -6.6 VDD_ROW=-3 x (VDD_PWR-9.9 + γ VSS) + γ -V1=-4 x (VDD_PWR-VSS) + γ -13.2 + γ VEE=-4 x (VDD_PWR-VSS) -13.2 6X Step-up Mode Voltage Level Logical Formula (VDD_PWR=3.3V) +V1=-(-V1) 16.5 - γ =5 x (VDD_PWR-VSS) - γ V3=VDD_PWR-VSS 3.3 V2=0.5 x (VDD_PWR-VSS) 1.65 VC=VSS 0.0 -V2=-0.5 x (VDD_PWR-VSS) -1.65 -V3=-V3B=-(VDD_PWR-VSS) -3.3 VEM=-3 x (VDD_PWR-VSS) -9.9 VDD_ROW=-4 x (VDD_PWR-13.2 + γ VSS) + γ -V1=-5 x (VDD_PWR-VSS) + γ -16.5 + γ VEE=-5 x (VDD_PWR-VSS) -16.5 Table 14 - Logical formula for SSD1730 (VSS = 0.0V) Where γ is a variable and it must greater than or equal to 0 (γ ≥ 0). In practice, it represents contrast adjustment value. SOLOMON Rev 2.0 04/2002 SSD1730 12 LCD Polarity Reverse Signal Generator This circuit generates the polarity reverse signals FR and XFR from the 1P period pulse signal LP. The polarity reversal period ranging from 2P to 17P is controlled by four pins L0, L1, L2 & L3. In such case, the upper and lower screens can be driven in mutually opposite phases when a two-screen drive panel is used, the polarity of the FR signal and the XFR signal are mutually opposite. The timing of the output transitions is synchronized with the falling edge of the LP signal. Figure 6 shows the timing diagram of LP, FR and XFR signals. Table 15 shows the relationship between the number of LP (NumLP) during the frame interval and the settings of L0 to L3. 1P Pe riod XSLP LP FR XF R Num LP N um LP Figure 6 - Timing Characteristics of LP, FR and XFR L0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 L1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 L2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 L3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 Time 17P 2P 3P 4P 5P 6P 7P 8P 9P 10P 11P 12P 13P 14P 15P 16P Number Of LP (NumLP) th LP Signal 17 pulse nd LP Signal 2 pulse rd LP Signal 3 pulse th LP Signal 4 pulse th LP Signal 5 pulse th LP Signal 6 pulse th LP Signal 7 pulse th LP Signal 8 pulse th LP Signal 9 pulse th LP Signal 10 pulse th LP Signal 11 pulse th LP Signal 12 pulse th LP Signal 13 pulse th LP Signal 14 pulse th LP Signal 15 pulse th LP Signal 16 pulse Table 15 - Relationship between NLP an L0 to L3 13 SSD1730 Rev 2.0 04/2002 SOLOMON Clock Signal Generator This circuit generates the clock for charge pump circuit from the pulse signal LP. When the display off control signal XSLP is set to VSS, the clock will stop and the voltage converter will halt. The signal clocks AB and XBB for the column driver voltage generator and the row driver voltage generator are also generated by this circuit. Input Signal XSLP Input Signal LP Output Signal AB Output Signal XBB Figure 7 - Timing diagram for LP, AB and XBB Driver Voltage Generator This circuit generates all voltage levels which are required to drive both the row driver and the column driver. The voltage converter circuit comprises a CMOS charge pump-type DC/DC converter which is formed by five individual voltage generator circuits including 1) Column driver voltage generator, 2) Row driver voltage conversion circuit, 3) VDD_ROW voltage generator circuit, 4) +V1 voltage generator circuit and 5) External contrast control circuit. Figure 8 shows the relationship between these voltage generator circuits and Table 14 summarized all logical formulas which can be used to calculated these voltage levels. Besides, in order to generate these voltages, external capacitors for the charge pump are necessary. Application circuit shows their connections V3 VDD_PWR V2 VC -V2 -V3 Column driver voltage generator VSS Row driver voltage generator -V3B Row driver voltage conversion circuit VEM VDD_ROW voltage generator circuit VDD_ROW +V1 +V1 voltage generator circuit VEE -V1 Ext. contrast control circuit Figure 8 - Voltage generator control circuit SOLOMON Rev 2.0 04/2002 SSD1730 14 Contrast Control Circuit The display contrast level –V1 is controlled by an external contrast adjustment circuit. Figure 9 shows the typical connection of contrast control circuit. -V3B SSD1730A 510k VL -V1 VL -V1 500k 2SA VEE Figure 9 - Typical connection of contrast control circuit +V1 Voltage Generator This circuit generates voltage level +V1 which is the positive power supply to row driver. Signal AB and XBB are the clock for this generator circuit. Figure 10 shows the typical connection of the +V1 voltage generator. 3.3M 470pF +V1 VH SSD1730A XBB 2SJ 1.0pF C7N AB 1.0uF 2SJ Figure 10 - Typical connection of +V1 voltage generator 15 SSD1730 Rev 2.0 04/2002 SOLOMON -V1 and +V1 Discharge Circuit When XSLP is set to VSS level, the internal –V1 discharge circuit will be triggered and the residual charge at the row driver negative voltage-side power supply voltage terminal –V1 will be discharged to the VSS level. However, the residual charge at the row driver positive voltage-side power supply terminal +V1 can be discharged to the VSS level through an external MOS transistor. Figure 11 shows the typical connection of the +V1 discharge circuit. SSD1730A VH +V1 XSLP 3.3M 2SK 2SK VSS Figure 11 - Typical connection of +V1 discharge circuit Power Up and Power Down Sequence Proper power up sequence and power down sequence are recommended to protect the display system and to have better performance. Power Up Sequence: Start – Turn on the logic system in the application and power up the SSD1730 Display off – Set Column and Row Driver DOFF# to “L” Initialization – Send LP, YD, XSCL and Data # Stable – Wait for the power levels getting stable (around 80ms) Display on – Set Column and Row Driver DOFF# to “H” Power Down Sequence: Display off – Set Column and Row Driver DOFF# to “L” Sleep mode – Set power chip to sleep mode by setting XSLP to “L” # Discharge – Wait for the discharge of the display system (around 50ms) Power down – Cut the power of the SSD1730 End – Turn off the logic system of the application # Depends on the system loading. SOLOMON Rev 2.0 04/2002 SSD1730 16 12. APPLICATION CIRCUIT (SSD1730 5X Step-Up Mode) V3 VDD=VDD_PW R FR FR XFR VDD XFR C1P C1=4.7uF C1N VSS VSS C2P C2=4.7uF L3 C2N L2 C3P L1 C3N L0 C4P C3=4.7uF C4=4.7uF C4N XTST LP V2 V2 LP C5=4.7uF VC VSS C6=4.7uF XSLP XSLP -V2 -V2 C7=4.7uF -V3 -V3 C5N C8=1.0uF C5P C9=1.0uF C6N C1NB C10=4.7uF C1PB C11=0.1uF C8N HC VEM VDD_ROW C12=4.7uF C13=1.0uF -V3B 510k VDD_ROW C14=0.1uF -V1 -V1 C15=1.0uF 500k 2SA C16=1.0uF VEE 3.3M C17=470pF XBB +V1 3.3M 2SJ C18=1.0uF 2SK C19=1.0uF C7N 2SK 2SK AB Figure 12 - Application Circuit for SSD1730 5X step-up mode Remark: HC is tied to –V3B for 6X Step-up Mode. 17 SSD1730 Rev 2.0 04/2002 SOLOMON 13. PACKAGE DIMENSIONS 9.00 7.00 36 12 25 7.00 1 13 24 0.22 ±0.05 1.4±0.05 0.50 1.6max 9.00 48 Pin 1 Identifier 0.25 o 3.5 ± 3.5 min0.05 max0.15 0.6 ± 0.15 1.00 48 LQFP (Dimension in mm, do not scale this drawing) Figure 13 - Package Dimensions SOLOMON Rev 2.0 04/2002 SSD1730 18 Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part. 19 SSD1730 Rev 2.0 04/2002 SOLOMON