ETC SPLC780D

S P L C 780D
16COM/40SEG Controller/Driver
NOV. 04, 2004
Version 1.2
SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice.
Information provided by SUNPLUS TECHNOLOGY
CO. is believed to be accurate and reliable. However, SUNPLUS TECHNOLOGY CO. makes no warranty for any errors which may appear in this document.
Contact SUNPLUS TECHNOLOGY CO. to obtain the latest version of device specifications before placing your order.
No responsibility is assumed by
SUNPLUS TECHNOLOGY CO. for any infringement of patent or other rights of third parties which may result from its use.
In addition, SUNPLUS products
are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product
may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.
SPLC780D
Table of Contents
PAGE
1. GENERAL DESCRIPTION .......................................................................................................................................................................... 4
2. FEATURES.................................................................................................................................................................................................. 4
3. BLOCK DIAGRAM ...................................................................................................................................................................................... 4
4. SIGNAL DESCRIPTIONS............................................................................................................................................................................ 5
5. COMPARISON OF SPLC780D AND SPLC780C ........................................................................................................................................ 5
l
a
6. FUNCTIONAL DESCRIPTIONS.................................................................................................................................................................. 6
y
l
n
6.1. OSCILLATOR .......................................................................................................................................................................................... 6
ti
6.2. CONTROL AND DISPLAY INSTRUCTIONS ................................................................................................................................................... 6
n
e
6.3. INSTRUCTION TABLE............................................................................................................................................................................... 8
O
6.4. 8-BIT OPERATION AND 8-DIGIT 1-LINE DISPLAY (USING INTERNAL RESET)................................................................................................ 9
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
6.5. 4-BIT OPERATION AND 8-DIGIT 1-LINE DISPLAY (USING INTERNAL RESET).............................................................................................. 10
6.6. 8-BIT OPERATION AND 8-DIGIT 2-LINE DISPLAY (USING INTERNAL RESET).............................................................................................. 10
6.7. RESET FUNCTION .................................................................................................................................................................................11
6.8. DISPLAY DATA RAM (DD RAM)............................................................................................................................................................ 13
6.9. TIMING GENERATION CIRCUIT............................................................................................................................................................... 13
6.10. LCD DRIVER CIRCUIT ....................................................................................................................................................................... 13
6.11. CHARACTER GENERATOR ROM (CG ROM)....................................................................................................................................... 13
6.12. CHARACTER GENERATOR RAM (CG RAM)........................................................................................................................................ 13
6.13. CURSOR/BLINK CONTROL CIRCUIT .................................................................................................................................................... 17
6.14. INTERFACING TO MPU....................................................................................................................................................................... 18
6.15. SUPPLY VOLTAGE FOR LCD DRIVE..................................................................................................................................................... 19
6.16. REGISTER --- IR (INSTRUCTION REGISTER) AND DR (DATA REGISTER) ............................................................................................. 22
6.17. BUSY FLAG (BF) ............................................................................................................................................................................... 22
6.18. ADDRESS COUNTER (AC).................................................................................................................................................................. 22
6.19. I/O PORT CONFIGURATION ................................................................................................................................................................ 22
7. ELECTRICAL SPECIFICATIONS ............................................................................................................................................................. 23
7.1. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................................................. 23
7.2. DC CHARACTERISTICS (VDD = 2.7V TO 4.5V, TA = 25℃) ..................................................................................................................... 23
7.3. AC CHARACTERISTICS (VDD = 2.7V TO 4.5V, TA = 25℃) ..................................................................................................................... 24
7.4. DC CHARACTERISTICS (VDD = 4.5V TO 5.5V, TA = 25℃)..................................................................................................................... 25
7.5. AC CHARACTERISTICS (VDD = 4.5V TO 5.5V, TA = 25℃) ..................................................................................................................... 25
8. APPLICATION CIRCUITS ......................................................................................................................................................................... 27
8.1. R-OSCILLATOR .................................................................................................................................................................................... 27
8.2. INTERFACE TO MPU............................................................................................................................................................................. 27
8.3. SPLC780D APPLICATION CIRCUIT ....................................................................................................................................................... 27
8.4. APPLICATIONS FOR LCD ...................................................................................................................................................................... 27
9. CHARACTER GENERATOR ROM ........................................................................................................................................................... 27
9.1. SPLC780D - 01 .................................................................................................................................................................................. 27
9.2. SPLC780D - 02 .................................................................................................................................................................................. 27
9.3. SPLC780D - 03 .................................................................................................................................................................................. 27
9.4. SPLC780D - 08 .................................................................................................................................................................................. 27
9.5. SPLC780D - 11 .................................................................................................................................................................................. 27
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
2
NOV. 04, 2004
Version: 1.2
SPLC780D
9.6. SPLC780D - 12 .................................................................................................................................................................................. 27
9.7. SPLC780D - 13 .................................................................................................................................................................................. 27
9.8. SPLC780D - 14 .................................................................................................................................................................................. 27
9.9. SPLC780D - 15 .................................................................................................................................................................................. 27
9.10. SPLC780D - 17 ............................................................................................................................................................................... 27
9.11. SPLC780D - 18 ............................................................................................................................................................................... 27
9.12. SPLC780D - 19 ............................................................................................................................................................................... 27
9.13. SPLC780D - 54 ............................................................................................................................................................................... 27
l
a
10. PACKAGE/PAD LOCATIONS ................................................................................................................................................................... 27
y
l
n
10.1. PAD ASSIGNMENT AND LOCATIONS ................................................................................................................................................... 27
ti
10.2. PACKAGE CONFIGURATION ................................................................................................................................................................ 27
10.3. PACKAGE INFORMATION..................................................................................................................................................................... 27
n
e
O
10.4. ORDERING INFORMATION................................................................................................................................................................... 27
11. DISCLAIMER............................................................................................................................................................................................. 27
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
12. REVISION HISTORY ................................................................................................................................................................................. 27
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
3
NOV. 04, 2004
Version: 1.2
SPLC780D
16COM/40SEG CONTROLLER/DRIVER
1. GENERAL DESCRIPTION
2. FEATURES
The SPLC780D, a dot-matrix LCD controller and driver from
 Character generator ROM: 10880 bits
SUNPLUS, is a unique design for displaying alpha-numeric,
─ Character font 5 x 8 dots: 192 characters
Japanese-Kana characters and symbols.
─ Character font 5 x 10 dots: 64 characters
The SPLC780D
provides two types of interfaces to MPU: 4-bit and 8-bit interfaces.
 Character generator RAM: 512 bits
The transferring speed of 8-bit is twice faster than 4-bit. A single
─ Character font 5 x 8 dots: 8 characters
SPLC780D is able to display up to two 8-character lines.
─ Character font 5 x 10 dots: 4 characters
By
l
a
cascading with SPLC100 or SPLC063, the display capability can
 4-bit or 8-bit MPU interfaces
be extended.
 Direct driver for LCD: 16 COMs x 40 SEGs
The CMOS technology ensures the power saves in
the most efficient way and the performance keeps in the highest
ti
y
l
n
 Duty factor (selected by program):
n
e
─ 1/8 duty: 1 line of 5 x 8 dots
rank.
─ 1/11 duty: 1 line of 5 x 10 dots
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
─ 1/16 duty: 2 lines of 5 x 8 dots / line
 Built-in power on automatic reset circuit
O
 Built-in oscillator circuit (with external resistor)
 Support external clock operation
 Low Power Consumption
 Package form: 80 QFP or bare chip available
3. BLOCK DIAGRAM
OSC1
OSC2
VDD
Timing Generation Circuit
Parallel to Serial Data Conversion Circuit
5
VSS
DB0-DB3
DB4-DB7
RS
R/W
Busy Flag
8
I/O
5
Character
Generator
ROM
Data
Register
Character
Generator
RAM
Cursor
Blink
Control
Circuit
8
8
40-bit
Shift
Register
Latch
Circuit
40
8
7
E
Power
Supply
for LCD
Drive :
(V1-V5)
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
8
Instruction
Register
8
Instruction
Decorder
7
Display
Data RAM
80 Bytes
7
D
40
7
Buffer
CL1,CL2
M
16-bit 16
Shift
Register
40
Segments
x
16
Commons
LCD
Driver
COM1COM16
SEG1SEG40
Address
Counter
4
NOV. 04, 2004
Version: 1.2
SPLC780D
4. SIGNAL DESCRIPTIONS
PIN No.
Type
VDD
Mnemonic
33
I
Power input
VSS
23
I
Ground
OSC1
24
-
Both OSC1 and OSC2 are connected to resistor for internal oscillator circuit. For
OSC2
25
V1 - V5
Description
external clock operation, the clock is input to OSC1.
26 - 30
I
Supply voltage for LCD driving.
E
38
I
A start signal for reading or writing data.
R/W
37
I
A signal for selecting read or write actions.
1: Read, 0: Write.
RS
36
I
1: Data Register (for read and write)
0: Instruction Register (for write),
n
e
Busy flag - Address Counter (for read).
DB0 - DB3
DB4 - DB7
CL1
CL2
M
D
l
a
ti
A signal for selecting registers.
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
y
l
n
O
39 - 42
I/O
Low 4-bit data
43 - 46
I/O
High 4-bit data
31
O
Clock to latch serial data D.
32
O
Clock to shift serial data D.
34
O
Switch signal to convert LCD waveform to AC.
35
O
Sends character pattern data corresponding to each common signal serially.
22 - 1
O
Segment signals for LCD.
O
Common signals for LCD.
1: Selection, 0: Non-selection.
SEG1 - SEG22
SEG23 - SEG40
80 - 63
COM1 - COM16
47 - 62
5. COMPARISON OF SPLC780D AND SPLC780C
SPLC780D
Note:
SPLC780C
Chip size
2860u*2450u
3140u*2690u
PAD Size
90u * 90u
94u * 94u
Min. PAD Pitch
110u
120u
VIH@5V
2.5V
2.2V
Memo
Passivation Opening Window
SPLC780D is very similar to SPLC780C. Because they are fabricated on the same foundry and user the same rule, they have the same DC/AC
characteristic and they are fully function compatible.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
5
NOV. 04, 2004
Version: 1.2
SPLC780D
6. FUNCTIONAL DESCRIPTIONS
6.1. Oscillator
SPLC780D oscillator supports not only the internal oscillator
operation, but also the external clock operation.
S=1
I/D=1
It shifts the display to the left
S=1
I/D=0
It shifts the display to the right
6.2. Control and Display Instructions
6.2.4. Display ON/OFF control
Control and display instructions are described in details as follows:
RS
6.2.1. Clear display
RS
Code
0
Code
0
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
0
0
0
0
0
0
0
1
ti
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
l
a
0
1
D = 1: Display on, D = 0: Display off
n
e
C = 1: Cursor on, C = 0: Cursor off
B = 1: Blinks on, B= 0: Blinks off
It clears the entire display and sets Display Data RAM Address 0
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
in Address Counter.
6.2.2. Return home
RS
Code
0
D
C
B
y
l
n
O
5 x 8 dot
5 x 10 dot
character font
character font
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
0
0
0
1
X
8th line
Cursor
X: Do not care (0 or 1)
It sets Display Data RAM Address 0 in Address Counter and the
11th line
6.2.5. Cursor or display shift
display returns to its original position. The cursor or blink goes to
the most-left side of the display (to the 1st line if 2 lines are
Without changing DD RAM data, it moves cursor and shifts
displayed).
display.
The contents of the Display Data RAM do not
change.
RS
Code
6.2.3. Entry mode set
0
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
1
S/C
R/L
X
X
During writing and reading data, it defines cursor moving direction
and shifts the display.
RS
Code
0
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
0
0
1
I/D
S
Blink display alternately
I / D = 1: Increment, I / D = 0: Decrement.
S = 1: The display shift, S = 0: The display does not shift.
S/C
R/L
Description
0
0
Shift cursor to the left
AC = AC - 1
0
1
Shift cursor to the right
AC = AC + 1
1
0
Shift display to the left.
1
1
Shift display to the right. Cursor follows the display shift
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
Cursor follows the display shift
6
Address Counter
AC = AC
AC = AC
NOV. 04, 2004
Version: 1.2
SPLC780D
6.2.6. Function set
Display data RAM can be read or written after this setting.
RS
Code
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
1
DL
N
F
X
X
In one-line display (N = 0),
(aaaaaaa)2: (00)16 - (4F)16.
X: Do not care (0 or 1)
In two-line display (N = 1),
DL: It sets interface data length.
(aaaaaaa)2: (00)16 - (27)16 for the first line,
DL = 1: Data transferred with 8-bit length (DB7 - 0).
(aaaaaaa)2: (40)16 - (67)16 for the second line.
DL = 0: Data transferred with 4-bit length (DB7 - 4).
It requires two times to accomplish data transferring.
l
a
y
l
n
6.2.9. Read busy flag and address
N: It sets the number of the display line.
N = 0: One-line display.
RS
N = 1: Two-line display.
Code
n
e
ti
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
1
F: It sets the character font.
BF
a
a
a
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
F = 0: 5 x 8 dots character font.
F = 1: 5 x 10 dots character font.
a
O
a
a
a
When BF = 1, it indicates the system is busy now and it will not
accept any instruction until not busy (BF = 0). At the same time,
N
F
No. of Display Lines
Character Font Duty Factor
0
0
1
5 x 8 dots
1/8
0
1
1
5 x 10 dots
1 / 11
1
X
2
5 x 8 dots
1 / 16
the content of Address Counter (aaaaaaa)2 is read.
6.2.10. Write data to character generator RAM or
display data RAM
RS
It cannot display two lines with 5 x 10 dots character font.
Code
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1
0
d
d
d
d
d
d
d
d
6.2.7. Set character generator RAM address
RS
Code
It writes data (dddddddd)2 to character generator RAM or display
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
1
a
a
a
a
a
data RAM.
a
6.2.11. Read data from character generator RAM or
display data RAM
It sets Character Generator RAM Address (aaaaaa)2 to the
Address Counter.
RS
Code
Character Generator RAM data can be read or written after this
setting.
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1
1
d
d
d
d
d
d
d
d
It reads data (dddddddd)2 from character generator RAM or
6.2.8. Set display data RAM address
display data RAM.
RS
Code
0
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
1
a
a
a
a
a
a
a
To read data correctly, do the following:
1). The address of the Character Generator RAM or Display Data
RAM or shift the cursor instruction.
It sets Display Data RAM Address (aaaaaaa)2 to the Address
2). The “ Read ” instruction.
Counter.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
7
NOV. 04, 2004
Version: 1.2
SPLC780D
6.3. Instruction Table
Execution time
Instruction Code
Instruction
(Temp = 25℃)
Description
RS
RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Fosc=
Fosc=
Fosc=
190KHz
270KHz
350KHz
2.16ms
1.52ms
1.18ms
Write "20H" to DDRAM
Clear Display
0
0
0
0
0
0
0
0
0
1
and set DDRAM address
to "00H" from AC
Set DDRAM address to
Return Home
0
0
0
0
0
0
0
0
1
-
"00H"
from
return
cursor
AC
ti
to
its
original position if shifted.
n
e
The contents of DDRAM
are not changed.
Entry Mode
Set
Assign
0
0
0
0
0
0
0
1
I/D
S
cursor
if d
shift of entire display
Display ON/
OFF Control
0
0
0
0
0
1
D
C
B
display
y
l
n
1.52ms
1.18ms
53s
O
38s
29s
53s
38s
29s
53s
38s
29s
53s
38s
29s
53s
38s
29s
53s
38s
29s
53s
38s
29s
53s
38s
29s
e
s
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
0
2.16ms
moving
direction and enable the
Set
l
a
and
(D),
cursor(C), and blinking of
cursor(B) on/off control
bit.
Set cursor moving and
Cursor or
Display Shift
display shift control bit,
0
0
0
0
0
1
S/C
R/L
-
-
and the direction, without
changing
of
DDRAM
data.
Set interface data length
(DL: 8-bit/4-bit), numbers
Function Set
0
0
0
0
1
DL
N
F
-
-
of
display
line
(N:
2-line/1-line) and, display
font
type
(F:5x10
dots/5x8 dots)
Set CGRAM
Address
Set DDRAM
Address
0
0
0
0
0
1
1
AC5 AC4 AC3 AC2 AC1 AC0
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set CGRAM address in
address counter.
Set DDRAM address in
address counter
Whether during internal
operation or not can be
Read Busy Flag
and Address
0
1
BF
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Counter
known by reading BF.
The contents of address
counter
can
also
be
read.
Write Data to
RAM
Read Data from
RAM
1
0
D7
D6
D5
D4
D3
D2
D1
D0
1
1
D7
D6
D5
D4
D3
D2
D1
D0
Write data into internal
RAM (DDRAM/CGRAM).
Read data from internal
RAM (DDRAM/CGRAM).
Note1: “--“: don’t care
Note2: In the operation condition under -20℃ ~ 75℃, the maximum execution time for majority of instruction sets is 100us, except two instructions, “Clear
Display” and “Return Home”, in which maximum execution time can take up to 4.1ms.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
8
NOV. 04, 2004
Version: 1.2
SPLC780D
6.4. 8-Bit Operation and 8-Digit 1-Line Display (Using Internal Reset)
No.
Instruction
1
Power on. (SPLC780D starts initializing)
Display
Power on reset. No display.
Operation
2
Function set
Set to 8-bit operation and select 1-line display line and character font.
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
3
0
0
1
1
0
0
X
X
Display on / off control
0
4
0
0
0
0
Display on.
_
0
0
1
1
1
0
0
0
0
1
1
0
Cursor appear.
Entry mode set
0
0
0
0
Write data to CG RAM / DD RAM
1
6
0
0
0
0
7
0
0
0
0
0
0
0
0
1
ti
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
1
0
0
0
0
1
1
1
0
1
0
0
0
0
0
1
0
0
0
0
1
1
0
0
1
0
0
1
0
0
1
0
1
1
0
0
0
0
0
1
0
1
1
0
20
1
0
0
1
0
0
X
X
0
0
X
X
1
1
0
1
1
X
X
0
1
X
X
0
WELCOME_
WELCOME_
ELCOME _
LCOME C_
0
COMPAMY_
COMPAMY_
COMPAMY_
0
The cursor is incremented by one and shifted to the right.
Set mode for display shift when writing
Write "
"(space).
The cursor is incremented by one and shifted to the right.
Write " C ".
The cursor is incremented by one and shifted to the right.
0
0
0
0
Write " Y ".
Only shift the cursor's position to the left (Y).
Only shift the cursor's position to the left (M).
Write " N ".
The display moves to the left.
COMPAMY_
COMPAMY_
Shift the display and the cursor's position to the right.
Shift the display and the cursor's position to the right.
Write " " (space).
The cursor is incremented by one and shifted to the right.
:
WELCOME_
0
Write " E ".
The cursor is incremented by one and shifted to the right.
OMPANY_
:
0
O
The cursor is incremented by one and shifted to the right.
OMPANY_
1
Return home
0
Write " E ".
WE_
:
Write data to CG RAM / DD RAM
1
n
e
The cursor is incremented by one and shifted to the right.
:
Cursor or display shift
0
21
0
Cursor or display shift
0
19
1
Write data to CG RAM / DD RAM
1
18
0
Cursor or display shift
0
17
0
Cursor or display shift
0
16
0
Write data to CG RAM / DD RAM
0
Write " W ".
W_
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
1
:
1
15
1
Write data to CG RAM / DD RAM
12
14
1
Write data to CG RAM / DD RAM
1
13
1
Entry mode set
1
11
0
Write data to CG RAM / DD RAM
0
10
1
:
1
9
0
Write data to CG RAM / DD RAM
1
8
1
y
l
n
It will shift the cursor to the right when writing to the DD RAM/CG RAM.
Now the display has no shift.
5
l
a
Increase address by one.
_
0
0
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
0
1
:
Both the display and the cursor return to the original position (address 0).
0
9
NOV. 04, 2004
Version: 1.2
SPLC780D
6.5. 4-Bit Operation and 8-Digit 1-Line Display (Using Internal Reset)
No.
1
Instruction
Display
Operation
Power on.
Power on reset. No display.
(SPLC780D starts initializing)
2
Function set
Set to 4-bit operation.
RS R/W DB7 DB6 DB5 DB4
3
4
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
0
X
X
0
0
0
0
0
0
Set to 4-bit operation and select 1-line display line and character font.
Display on.
_
5
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
Increase address by one.
_
l
a
ti
Cursor appears.
n
e
6
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
0
0
1
0
1
1
0
0
1
1
1
O
It will shift the cursor to the right when writing to the DD RAM / CG RAM.
Now the display has no shift.
1
y
l
n
Write " W ".
W_
The cursor is incremented by one and shifted to the right.
6.6. 8-Bit Operation and 8-Digit 2-Line Display (Using Internal Reset)
No.
1
Instruction
Power on.
Display
Operation
Power on reset. No display.
(SPLC780D starts initializing)
2
Function set
Set to 8-bit operation and select 2-line display line and 5 x 8 dot
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
3
0
0
1
1
1
0
1
0
X
0
0
0
0
character font.
X
Display on / off control
0
4
0
Display on.
_
1
1
Cursor appear.
0
Entry mode set
0
0
0
0
Increase address by one.
0
0
0
1
1
0
It will shift the cursor to the right when writing to the DD RAM /
_
CG RAM.
Now the display has no shift.
5
Write data to CG RAM / DD RAM
1
0
0
6
7
0
1
1
The cursor is incremented by one and shifted to the right.
1
:
0
0
1
0
0
1
1
0
WELCOME_
The cursor is incremented by one and shifted to the right.
0
1
0
1
0
0
0
0
WELCOME
_
It sets DD RAM's address.
0
0
WELCOME
T_
Write " T ".
0
Write data to CG RAM / DD RAM
0
0
1
0
10
1
0
1
:
0
0
1
0
1
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
The cursor is moved to the beginning position of the 2nd line.
The cursor is incremented by one and shifted to the right.
:
Write data to CG RAM / DD RAM
1
:
Write " E ".
0
Set DD RAM address
1
11
1
:
0
9
0
Write data to CG RAM / DD RAM
1
8
1
Write " W ".
W_
0
1
0
0
:
Write " T ".
WELCOME
TO PART_
The cursor is incremented by one and shifted to the right.
10
NOV. 04, 2004
Version: 1.2
SPLC780D
No.
12
Instruction
Entry mode set
0
13
0
0
0
0
0
0
1
1
0
0
1
0
14
1
1
0
0
WELCOME
TO PART_
When writing, it sets mode for the display shift.
Write " Y ".
1
ELCOME
O PARTY_
:
0
0
0
0
0
The cursor is incremented by one and shifted to the right.
:
Return home
0
Operation
1
Write data to CG RAM / DD RAM
1
15
Display
0
0
1
:
Both the display and the cursor return to the original position
WELCOME
TO PARTY
0
(address 0).
At power on, SPLC780D starts the internal auto-reset circuit and executes the initial instructions.
follows:
l
a
ti
6.7. Reset Function
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
[ 8-Bit Interface ]
Power On
y
l
n
The initial procedures are shown as
O
W ait time > 40ms
After VDD > 2.7V
W ait time > 15 ms
after VDD > 4.5V
RS R/W DB7 DB6 DB5 DB4 DB3 DB3 DB1 DB0
0 0
0
0
1
1
X
X
X
X
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
W ait time > 4.1 ms
RS R/W DB7 DB6 DB5 DB4 DB3 DB3 DB1 DB0
0 0
0
0
1
1
X
X
X
X
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
W ait time > 100 us
RS R/W DB7 DB6 DB5 DB4 DB3 DB3 DB1 DB0
0 0
0
0
1
1
X
X
X
X
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
BF can be checked after the following
instructions .
RS R/W DB7 DB6 DB5 DB4 DB3 DB3 DB1 DB0
0
0
0
0
1
1
N
F
X
X
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
I/D
S
Function set ( Interface is 8 bits length .
Specify the number of display lines and
character font . )
The number of display lines and character
font cannot be changed afterwards .
0
Display off
Display clear
Initialization Ends
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
Entry mode set
11
NOV. 04, 2004
Version: 1.2
SPLC780D
[ 4-Bit Interface ]
Power On
W ait time > 40ms
After VDD > 2.7V
W ait time > 15 ms
after VDD > 4.5V
RS R/W DB7 DB6 DB5 DB4
0
0
0
0
1
1
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
W ait time > 4.1 ms
RS R/W DB7 DB6 DB5 DB4
0
0
0
0
1
1
ti
n
e
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
W ait time > 100 us
RS R/W DB7 DB6 DB5 DB4
0
0
0
0
1
1
RS R/W DB7 DB6 DB5 DB4
0
0
0
0
1
0
0
0
0
0
0
0
0
0
l
a
0
0
0
1
0
0
N
F
X
X
0
0
0
0
0
0
1
0
0
0
y
l
n
O
BF cannot be checked before this instruction .
Function set ( Interface is 8 bits length . )
BF can be checked after the following
instructions .
Function set ( Set interface to be 4 bits length)
Interface is 8 bits length .
Function set ( Interface is 4 bits length .
Specify the number of the display lines
and character font . )
0
0
0
0
0
0
0
0
0
1
The number of display lines and character
font cannot be changed afterwards .
0
0
0
0
0
Display off
0
0
1
I/D
S
Display clear
Initialization Ends
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
Entry mode set
12
NOV. 04, 2004
Version: 1.2
SPLC780D
6.8. Display Data RAM (DD RAM)
The 80-bit DD RAM is normally used for storing display data.
The relationships between Display Data RAM Address and LCDs
Those DD RAM not used for display data can be used as general
position are depicted as follows.
data RAM.
Its address is configured in the Address Counter.
1-line display , 80 display characters
1
2
3
4
5
6
00
01
02
03
04
05
( Example ) 1-line display , 8 display characters
1
2
3
4
5
6
7
8
00
01
02
03
04
05
06
79
80
Display position
4E
4F
Display data RAM
address
n
e
Display data RAM
address
07
l
a
ti
Display position
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
When the display shift operation is performed , the display data RAM's address moves as :
( i ) Left shift
01
02
( ii ) Right shift
03
04
05
06
06
07
08
4F
00
01
02
03
y
l
n
O
04
05
06
6.9. Timing Generation Circuit
6.11. Character Generator ROM (CG ROM)
The timing generating circuit is able to generate timing signals to
Using 8-bit character code, the character generator ROM
the internal circuits.
In order to prevent the internal timing
generates 5 x 8 dots or 5 x 10 dots character patterns. It also
interface, the MPU access timing and the RAM access timing are
can generate 192’s 5 x 8 dots character patterns and 64’s 5 x 10
generated independently.
dots character patterns.
6.10. LCD Driver Circuit
6.12. Character Generator RAM (CG RAM)
Total of 16 commons and 40 segments signal drivers are valid in
Users can easily change the character patterns in the character
generator RAM through program. It can be written to 5 x 8 dots,
the LCD driver circuit. When a program specifies the character
8-character patterns or 5 x 10 dots for 4-character patterns.
fonts and line numbers, the corresponding common signals output
drive-waveforms and the others still output unselected waveforms.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
13
NOV. 04, 2004
Version: 1.2
SPLC780D
The following diagram shows the SPLC780D character patterns:
Correspondence between Character Codes and Character Patterns.
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
0
1
0
CG
RAM
(1)
1
CG
RAM
(2)
2
CG
RAM
(3)
3
CG
RAM
(4)
4
CG
RAM
(5)
5
CG
RAM
(6)
6
CG
RAM
(7)
7
CG
RAM
(8)
8
CG
RAM
(1)
9
CG
RAM
(2)
A
CG
RAM
(3)
B
CG
RAM
(4)
C
CG
RAM
(5)
D
CG
RAM
(6)
E
CG
RAM
(7)
F
CG
RAM
(8)
2
3
4
5
6
7
8
9
A
B
C
D
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
14
F
l
a
ti
n
e
E
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
The relationships between Character Generator RAM Addresses, Character Generator RAM Data (character patterns), and Character
Codes are depicted as follows:
6.12.1. 5 x 8 dot character patterns
Character Code
( DD RAM Data )
CG RAM
Address
Character Patterns
( CG RAM Data )
b7 b6 b5 b4 b3 b2 b1 b0
b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
0
0
0
0
0
0
0
X
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
1
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
1
0
0
1
0
0
1
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
0
0
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
1
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
1
0
0
1
0
0
1
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
0
1
1
1
0
1
1
1
0
0
0
0
0
X
X
l
a
ti
n
e
X
if d
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
e
s
0
X
0
0
1
0
0
1
X
X
X
Note1:
It means that the bit0~2 of the character code correspond to the bit3~5 of the CG RAM address.
Note2:
These areas are not used for display, but can be used for the general data RAM.
y
l
n
Character
Pattern
Example (1)
O
Cursor
Position
Character
Pattern
Example (2)
Note3: When all of the bit4-7 of the character code are 0, CG RAM character patterns are selected.
Note4: " 1 ": Selected, " 0 " : No selected , " X " : Do not care (0 or 1).
Note5: For example (1), set character code (b2 = b1 = b0 = 0, b3 = 0 or 1, b7-b4 = 0) to display “ T ”.
That means character code (00) 16,and (08) 16 can
display “ T ” character.
Note6: The bits 0-2 of the character code RAM is the character pattern line position.
The 8th line is the cursor position and display is formed by logical OR
with the cursor.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
15
NOV. 04, 2004
Version: 1.2
SPLC780D
6.12.2. 5 X 10 dot character patterns
Character Code
( DD RAM Data )
CG RAM
Address
Character Patterns
( CG RAM Data )
b7 b6 b5 b4 b3 b2 b1 b0
b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
0
0
0
0
X
0
0
X
0
0
0
0
0
0
1
0
0
0
1
0
0
0
1
1
0
0
0
1
0
0
1
0
1
0
0
0
1
0
0
1
1
1
0
0
0
1
0
1
0
0
1
0
0
0
1
0
1
0
1
1
0
0
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
X
X
X
l
a
ti
n
e
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
X
X
X
X
X
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
X
X
X
Note1:
It means that the bit1~2 of the character code correspond to the bit4~5 of the CG RAM address.
Note2:
These areas are not used for display, but can be used for the general data RAM.
Character
Pattern
Example (1)
y
l
n
O
Cursor
Position
Note3: When all of the bit4-7 of the character code are 0, CG RAM character patterns are selected.
Note4: " 1 “: Selected, " 0 “: No selected, " X “: Do not care (0 or 1).
Note5: For example (1), set character code (b2 = b1 = 0, b3 = b0 = 0 or 1, b7-b4 = 0) to display “ U ”.
That means all of the character codes (00) 16, (01) 16,
(08) 16,and (09) 16 can display “ U ” character.
Note6: The bits 0-3 of the character code RAM is the character pattern line position.
The 11th line is the cursor position and display is formed by logical OR
with the cursor.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
16
NOV. 04, 2004
Version: 1.2
SPLC780D
6.13. Cursor/Blink Control Circuit
This circuit generates the cursor or blink in the cursor / blink
When the Address Counter is (07) 16, the cursor position is shown
control circuit. The cursor or the blink appears in the digit at the
as belows:
Display Data RAM Address defined in the Address Counter.
AC
b6
b5
b4
b3
b2
b1
b0
0
0
0
0
1
1
1
1
2
3
4
5
6
7
8
9
10
00
01
02
03
04
05
06
07
08
09
l
a
In a 1-line display
digit
ti
n
e
Display data RAM address
( Hexadecimal )
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
the cursor position
y
l
n
Display position
O
In a 2-line display
digit
1st line
2nd line
1
2
3
4
5
6
7
8
9
10
00
01
02
03
04
05
06
07
08
09
40
41
42
43
44
45
46
47
48
49
Display position
Display data RAM address
( Hexadecimal )
the cursor position
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
17
NOV. 04, 2004
Version: 1.2
SPLC780D
6.14. Interfacing to MPU
There are two types of data operations: 4-bit and 8-bit operations.
4-busline (for 8-bit operation, DB7 to DB4). Secondly, the lower
Using 4-bit MPU, the interfacing 4-bit data is transferred by
4-bit data is transferred by 4-busline (for 8-bit operation, DB3 to
4-busline (DB4 to DB7). Thus, DB0 to DB3 bus lines are not
DB0). For 8-bit MPU, the 8-bit data is transferred by 8-buslines
used. Using 4-bit MPU to interface 8-bit data requires two times
(DB0 to DB7).
transferring.
First, the higher 4-bit data is transferred by
RS
ti
R/W
E
Internal
operation
DB7
DB6
DB5
DB4
l
a
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
y
l
n
O
Functioning
IR7
IR3
Busy
AC3
Not
busy
AC3
D7
D3
IR6
IR2
AC6
AC2
AC6
AC2
D6
D2
IR5
IR1
AC5
AC1
AC5
AC1
D5
D1
IR4
IR0
AC4
AC0
AC4
AC0
D4
D0
Instruction
Write
Busy flag
check
Busy flag
check
Data
Write
Example of 4-bit Data Transfer Timing Sequence
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
18
NOV. 04, 2004
Version: 1.2
SPLC780D
RS
R/W
E
Internal
operation
Functioning
DB7
IR7
Busy
Busy
Not
Busy
DB6
IR6
AC6
AC6
AC6
DB5
IR5
AC5
AC5
DB4
IR4
AC4
AC4
DB3
DB2
DB1
DB0
l
a
ti
n
e
AC5
if d
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
D6
O
D5
e
s
AC4
D4
IR3
AC3
AC3
IR2
AC2
AC2
AC2
D2
IR1
AC1
AC1
AC1
D1
IR0
AC0
AC0
AC0
D0
Busy flag
check
Busy flag
check
Busy flag
check
Data
Write
Instruction
Write
AC3
y
l
n
D7
D3
Example of 8-bit Data Transfer Timing Sequence
6.15. Supply Voltage for LCD Drive
Different voltages can be supplied to SPLC780D’s pins (V5 - 1) for obtaining LCD drive-waveform. The relationships between bias, duty
factor and supply voltages are shown as belows:
Duty Factor
Supply
Voltage
1/8, 1/11
1/16
1/4
1/5
V1
VDD – 1/4 VLCD
VDD – 1/5 VLCD
V2
VDD – 1/2 VLCD
VDD – 2/5 VLCD
V3
VDD – 1/2 VLCD
VDD – 3/5 VLCD
V4
VDD – 3/4 VLCD
VDD – 4/5 VLCD
V5
VDD – VLCD
VDD – VLCD
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
19
NOV. 04, 2004
Version: 1.2
SPLC780D
6.15.1. The power connections for LCD (1/4 Bias, 1/5 Bias) are shown belows:
VDD ( +5.0V )
VDD ( +5.0V )
VDD
VDD
R
R
V1
V1
R
V2
R
V2
l
a
V LCD
V3
VLCD
V3
R
V4
V4
R
ti
n
e
R
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
V5
V5
VR
1 / 4 Bias
y
l
n
R
O
VR
1 / 5 Bias
(1/8,1/11 Duty)
(1/16 Duty)
-V or Gnd
-V or Gnd
The bypass-capacitor improves the LCD display quality.
VDD( +5.0V )
VDD( +5.0V )
VDD
VDD
R
R
C
V2
R
R
V2
C
R
V3
C
V1
V1
V3
R
R
C
V4
C
C
C
V4
R
R
C
V5
C
V5
VR
1 / 5 Bias
1 / 4 Bias
(1/16 Duty)
(1/8,1/11 Duty)
-V or Gnd
VR
-V or Gnd
The bias voltage must have the following relations:
VDD  V1  V2 ≧ V3  V4  V5.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
20
NOV. 04, 2004
Version: 1.2
SPLC780D
6.15.2. The relationship between LCD frames frequency and oscillators frequency.
(Assume the oscillation frequency is 250KHz, 1 clock cycle time = 4.0s)
6.15.2.1. 1/8 Duty, TYPE-B waveform
400 clocks
1 2
7 8 1 2
7 8 1 2
7 8 1 2
7 8
VPP
V1
COM1 V2(V3)
V4
VSS
1 Frame
l
a
ti
1 Frame
n
e
1 frame = 4(s) x 400 x 8 = 12800(s) = 12.8ms
1
Frame frequency 
 78.1(Hz)
12.8(ms)
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
y
l
n
O
6.15.2.2. 1/11 Duty, TYPE-B waveform
400 clocks
1 2
10 11 1 2
10 11 1 2
VPP
V1
COM1 V2(V3)
V4
VSS
1 Frame
1 Frame
1 frame = 4(s) x 400 x 11 = 17600(s) = 17.6ms
Frame frequency 
1
17.6(ms)
 5 6 .8(Hz)
6.15.2.3. 1/16 Duty, TYPE-B waveform
200 clocks
1 2
15 16 1 2
15 16 1 2
VPP
V1
COM1 V2
V3
V4
VSS
1 Frame
1 Frame
1 frame = 4(s) x 200 x 16 = 12800(s) = 12.8ms
1
Frame frequency 
 78.1(Hz)
12.8(ms)
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
21
NOV. 04, 2004
Version: 1.2
SPLC780D
6.16. REGISTER --- IR (Instruction Register) and DR
6.19. I/O Port Configuration
(Data Register)
6.19.1. Input port: E
SPLC780D contains two 8-bit registers: Instruction Register (IR)
VDD
and Data Register (DR). Using combinations of the RS pin and
the R/W pin selects the IR and DR, see below:
PMOS
RS
R/W
Operation
0
0
IR write (Display clear, etc.)
0
1
Read busy flag (DB7) and Address Counter
sch
NMOS
l
a
(DB0 - DB6)
1
0
6.19.2. Input port: R/W, RS
Character generator RAM)
1
1
ti
DR write (DR to Display data RAM or
n
e
DR read (Display data RAM or Character
VDD
generator RAM to DR)
PMOS
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
The IR can be written by MPU, but it cannot be read by MPU.
y
l
n
O
VDD
PMOS
sch
NMOS
6.17. Busy Flag (BF)
When RS = 0 and R/W = 1, the busy flag is output to DB7. As
the busy flag =1, SPLC780D is in busy state and does not accept
6.19.3. Output port: CL1, CL2, M, D
any instruction until the busy flag = 0.
VDD
6.18. Address Counter (AC)
PMOS
The Address Counter assigns addresses to Display Data RAM
and Character Generator RAM. When an instruction for address
is written in IR, the address information is sent from IR to AC.
After writing to/reading from Display Data RAM or Character
NMOS
Generator RAM, AC is automatically incremented by one (or
decremented by one). The contents of AC are output to DB0 DB6 when RS = 0 and R/W = 1.
6.19.4. Input / Output port: DB7 - DB0
VDD
VDD
PMOS
VDD
Enable
PMOS
sch
NMOS
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
22
Data
NOV. 04, 2004
Version: 1.2
SPLC780D
7. ELECTRICAL SPECIFICATIONS
7.1. Absolute Maximum Ratings
Characteristics
Symbol
Ratings
Operating Voltage
VDD
-0.3V to +7.0V
Driver Supply Voltage
VLCD
VDD - 12V to VDD + 0.3V
Input Voltage Range
VIN
-0.3V to VDD + 0.3V
Operating Temperature
TA
-30℃ to +80℃
TSTO
-55℃ to +125℃
Storage Temperature
l
a
Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device.
conditions see AC/DC Electrical Characteristics.
ti
7.2. DC Characteristics (VDD = 2.7V to 4.5V, TA = 25℃)
Characteristics
Symbol
Limit
n
e
Unit
Typ.
Max.
y
l
n
O
Test Condition
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
Min.
For normal operational
Operating Current
IDD
-
0.2
0.4
mA
Input High Voltage
VIH1
0.7VDD
-
VDD
V
Input Low Voltage
VIL1
-0.3
-
0.55
V
Input High Voltage
VIH2
0.7VDD
-
VDD
V
Input Low Voltage
VIL2
-0.2
-
0.2VDD
V
Input High Current
IIH
-1.0
-
1.0
A
Pins: (RS, R/W, DB0 - DB7)
Input Low Current
IIL
-10.0
-50
-120
A
VDD = 3.0V
VOH1
0.75VDD
-
-
V
VOL1
-
-
0.2VDD
V
Output High
Voltage (TTL)
Output Low
Voltage (TTL)
Output High
Voltage (CMOS)
Output Low
Voltage (CMOS)
Driver ON Resistance
(COM)
Driver ON Resistance
(SEG)
LCD Voltage
VOH2
0.8VDD
-
-
V
VOL2
-
-
0.2VDD
V
RCOM
-
-
20
K
RSEG
-
-
30
K
VLCD
3.0
-
9.0
V
External clock (Note)
Pins:(E, RS, R/W, DB0 - DB7)
Pin OSC1
IOH = - 0.1mA
Pins: DB0 - DB7
IOL = 0.1mA
Pins: DB0 - DB7
IOH = - 40A,
Pins: CL1, CL2, M, D
IOL = 40A, Pins:
CL1, CL2, M, D
IO = ±50A, VLCD = 4.0V
Pins: COM1 - COM16
IO = ±50A, VLCD = 4.0V
Pins: SEG1 - SEG40
VDD-V5, 1/4 bias or 1/5 bias
Note: FOSC = 250KHz, VDD = 3.0V, pin E = “L”, RS, R/W, DB0 - DB7 are open, all outputs are no loads.
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
23
NOV. 04, 2004
Version: 1.2
SPLC780D
7.3. AC Characteristics (VDD = 2.7V to 4.5V, TA = 25℃)
7.3.1. Internal clock operation
Characteristics
OSC Frequency
Symbol
FOSC1
Limit
Min.
Typ.
Max.
190
270
350
Unit
KHz
Test Condition
VDD = 3.0V, Rf = 75K±2%
7.3.2. External clock operation
Characteristics
External Frequency
Symbol
FOSC2
Duty Cycle
Rise/Fall Time
t r, t f
Limit
l
a
Unit
Min.
Typ.
Max.
125
250
350
KHz
45
50
55
%
-
-
0.2
s
Test Condition
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
7.3.3. Write mode (Writing data from MPU to SPLC780D)
Characteristics
E Cycle Time
Symbol
Limit
Unit
O
Test Condition
Min.
Typ.
Max.
tC
1000
-
-
ns
Pin E
tPW
450
-
-
ns
Pin E
E Rise/Fall Time
tR , t F
-
-
25
ns
Pin E
Address Setup Time
tSP1
60
-
-
ns
Pins: RS, R/W, E
Address Hold Time
tHD1
20
-
-
ns
Pins: RS, R/W, E
Data Setup Time
tSP2
195
-
-
ns
Pins: DB0 - DB7
Data Hold Time
tHD2
10
-
-
ns
Pins: DB0 - DB7
E Pulse Width
y
l
n
7.3.4. Read mode (Reading data from SPLC780D to MPU)
Characteristics
E Cycle Time
E Pulse Width
Symbol
Limit
Unit
Test Condition
Min.
Typ.
Max.
tC
1000
-
-
ns
Pin E
tW
450
-
-
ns
Pin E
E Rise/Fall Time
tR , t F
-
-
25
ns
Pin E
Address Setup Time
tSP1
60
-
-
ns
Pins: RS, R/W, E
Address Hold Time
tHD1
20
-
-
ns
Pins: RS, R/W, E
tD
-
-
360
ns
Pins: DB0 - DB7
tHD2
5.0
-
-
ns
Pin DB0 - DB7
Data Output Delay Time
Data hold time
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
24
NOV. 04, 2004
Version: 1.2
SPLC780D
7.4. DC Characteristics (VDD = 4.5V to 5.5V, TA = 25℃)
Characteristics
Symbol
Limit
Min.
Typ.
Max.
Unit
Test Condition
Operating Current
IDD
-
0.55
0.8
mA
Input High Voltage
VIH1
2.5
-
VDD
V
Pins:(E, RS, R/W, DB0 - DB7)
Input Low Voltage
VIL1
-0.3
-
0.6
V
VDD=5V
Input High Voltage
VIH2
VDD-1
-
VDD
V
Pin OSC1
Input Low Voltage
VIL2
-0.2
-
1.0
V
Pin OSC1
Input High Current
IIH
-2.0
-
2.0
A
Pins: (RS, R/W, DB0 - DB7)
Input Low Current
IIL
-20
-125
-250
A
VDD = 5.0V
Output High
Voltage (TTL)
VOH1
2.4
-
VDD
V
VOL1
-
-
0.4
V
Output Low
Voltage (TTL)
Output High
Driver ON Resistance
Driver ON Resistance
(SEG)
LCD Voltage
ti
n
e
VOH2
0.9VDD
-
VDD
V
VOL2
-
-
0.1VDD
V
RCOM
-
-
20
K
RSEG
-
-
30
K
VLCD
3.0
-
11
V
Voltage (CMOS)
(COM)
l
a
y
l
n
IOH = - 0.1mA
Pins: DB0 - DB7
IOL = 0.1mA
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
Voltage (CMOS)
Output Low
External clock (Note)
Pins: DB0 - DB7
IOH = - 40A,
O
Pins: CL1, CL2, M, D
IOL = 40A, Pins:
CL1, CL2, M, D
IO = ±50A, VLCD = 4.0V
Pins: COM1 - COM16
IO = ±50A, VLCD = 4.0V
Pins: SEG1 - SEG40
VDD-V5, 1/4 bias or 1/5 bias
Note: FOSC = 250KHz, VDD = 5.0V, pin E = “L”, RS, R/W, DB0 - DB7 are open, all outputs are no loads.
7.5. AC Characteristics (VDD = 4.5V to 5.5V, TA = 25℃)
7.5.1. Internal clock operation
Characteristics
OSC Frequency
Symbol
FOSC1
Limit
Min.
Typ.
Max.
190
270
350
Unit
KHz
Test Condition
VDD = 5.0V, Rf = 91K±2%
7.5.2. External clock operation
Characteristics
External Frequency
Symbol
FOSC2
Duty Cycle
Rise/Fall Time
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
t r, t f
Limit
Unit
Min.
Typ.
Max.
125
250
350
KHz
45
50
55
%
-
-
0.2
s
25
Test Condition
NOV. 04, 2004
Version: 1.2
SPLC780D
7.5.3. Write mode (Writing Data from MPU to SPLC780D)
Characteristics
Symbol
Limit
Min.
Typ.
Max.
Unit
Test Condition
E Cycle Time
tC
500
-
-
ns
Pin E
E Pulse Width
tPW
230
-
-
ns
Pin E
tR , t F
-
-
20
ns
Pin E
E Rise/Fall Time
Address Setup Time
tSP1
40
-
-
ns
Pins: RS, R/W, E
Address Hold Time
tHD1
10
-
-
ns
Pins: RS, R/W, E
Data Setup Time
tSP2
80
-
-
ns
Pins: DB0 - DB7
Data Hold Time
tHD2
10
-
-
ns
Pins: DB0 - DB7
7.5.4. Read mode (Reading Data from SPLC780D to MPU)
Characteristics
E Cycle Time
E Pulse Width
Symbol
Limit
l
a
ti
n
e
Unit
Typ.
Max.
tC
500
-
-
ns
Pin E
tW
230
-
-
ns
Pin E
O
Test Condition
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
Min.
E Rise/Fall Time
tR , t F
-
-
20
ns
Pin E
Address Setup Time
tSP1
40
-
-
ns
Pins: RS, R/W, E
Address Hold Time
tHD1
10
-
-
ns
Pins: RS, R/W, E
Data Output Delay Time
Data hold time
y
l
n
tD
-
-
120
ns
Pins: DB0 - DB7
tHD2
5.0
-
-
ns
Pin DB0 - DB7
7.5.5. Interface mode with LCD Driver (SPLC100A1)
Characteristics
Symbol
Clock pulse width high
Clock pulse width low
Limit
Unit
Test Condition
Min.
Typ.
Max.
tPWH
800
-
-
ns
Pins: CL1, CL2
tPWL
800
-
-
ns
Pins: CL1, CL2
Clock setup time
tCSP
500
-
-
ns
Pins: CL1, CL2
Data setup time
tDSP
300
-
-
ns
Pins: D
Data hold time
tHD
300
-
-
ns
Pins: D
M delay time
tD
-1000
-
1000
ns
Pins: M
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
26
NOV. 04, 2004
Version: 1.2
SPLC780D
7.5.6. Write mode timing diagram (Writing Data from MPU to SPLC780D)
V IH1
V IL1
tSP1
RS
R/W
V IH1
V IL1
tHD1
V IL1
V IL1
tPW
V IH1
V IL1
E
tF tHD1
V IH1
V IL1
tSP2
tR
V IH1
V IL1
DB7 - 0
l
a
V IL1
tHD2
Valid Data
V IH1
V IL1
n
e
ti
tC
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
7.5.7. Read mode timing diagram (Reading Data from SPLC780D to MPU)
RS
R/W
V IH1
V IL1
tSP1
O
V IH1
V IL1
tHD1
V IH1
V IH1
tPW
V IH1
V IL1
E
tR
DB0 - DB7
y
l
n
V IH1
V IL1
tD
V IH1
V IL1
tF tHD1
V IL1
tHD2
Valid Data
V IH1
V IL1
tC
7.5.8. Interface mode with SPLC100A1 timing diagram
CL1
0.9VDD
tPWH
0.9VDD
tPWH
CL2
tCSP
0.1VDD
0.9VDD
0.1VDD
tCSP
tPWL
D
M
0.9VDD
0.1VDD
0.9VDD
0.1VDD
tDSP
tHD
0.1VDD
tD
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
27
NOV. 04, 2004
Version: 1.2
SPLC780D
8. APPLICATION CIRCUITS
8.1. R-Oscillator
The oscillation resistor Rf is used only for the internal oscillator operation mode.
OSC1
Rf : 75.0K±2% ( when VDD = 3.0V)
Rf : 91K± 2% ( when VDD = 5.0V)
OSC2
Since the oscillation frequency varies depending on the OSC1 and OSC2
pin capacitance, the wiring length to these pins should be minimized.
Fosc ( KHz )
Fosc ( KHz )
270
200
l
a
ti
600
400
n
e
400
270
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
0
75
100
0
200
300
200
0
400
91
100
0
Rosc ( Kohms )
200
300
y
l
n
O
400
Rosc ( Kohms )
VDD = 3.0V
VDD = 5.0V
8.2. Interface to MPU
8.2.1. Interface to 8-bit MPU (6805)
PA0
|
PA7
COM1
|
COM16
DB0
|
DB7
8
6805
LCD PANEL
16
16 COMMONS
SPLC780D
PB0
E
PB1
PB2
RS
SEG1
|
SEG40
R/W
X
40
40 SEGMENTS
8.2.2. Interface to 8-bit MPU (Z80)
D0
|
D7
Z80
A1
|
A7
A0
IORQ
WR
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
8
7
DB0
|
DB7
E
COM1
|
COM16
16
LCD PANEL
16 COMMONS
SPLC780D
SEG1
|
SEG40
RS
X
40
40 SEGMENTS
R/W
28
NOV. 04, 2004
Version: 1.2
SPLC780D
8.3. SPLC780D Application Circuit
DOT MATRIX LCD
PANEL
16
(8)
40
40
SEG40
|
SEG1
COM16 (COM8)
|
COM1
Y1-Y40
DL1
VDD
FCS
SHL1
SHL2
GND
VEE
40
SPLC100A1
40
SPLC100A1
Y1-Y40
DR2
DL1
VDD
FCS
SHL1
SHL2
GND
VEE
DL2
DR1
CL1
CL2
M
V1V2V3V4V5V6
DR2
DL2
DR1
CL1
CL2
M
V1V2V3V4V5V6
VDD
GND
CL1
CL2
M
V1
V2
V3
V4
V5
SPLC100A1
Y1-Y40
DL1
DR2
VDD
DL2
FCS
DR1
SHL1
CL1
SHL2
CL2
GND
M
VEE
l
a
ti
n
e
y
l
n
V1V2V3V4V5V6
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
O
SPLC780D
R
VDD ( +5V )
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
R
C
R
C
R
C
R
C
VR
C
29
-V or Gnd
NOV. 04, 2004
Version: 1.2
SPLC780D
8.4. Applications for LCD
SPLC780D
COM1
LCD Panel
8 characters x 1 line
COM8
SEG1
l
a
SEG40
y
l
n
( Example 1 ) : 5 x 8 dots , 8 characters x 1 line [ 1 / 4 Bias , 1 / 8 Duty ]
ti
n
e
SPLC780D
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
COM1
LCD Panel
O
8 characters x 1 line
COM11
SEG1
SEG40
( Example 2 ) : 5 x 10 dots , 8 characters x 1 line [ 1 / 4 Bias , 1 / 11 Duty ]
SPLC780D
COM1
LCD Panel
8 characters x 2 lines
COM8
COM9
COM16
SEG1
SEG40
( Example 3 ) : 5 x 8 dots , 8 characters x 2 lines [ 1 / 5 Bias , 1 / 16 Duty ]
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
30
NOV. 04, 2004
Version: 1.2
SPLC780D
SPLC780D
COM1
COM8
SEG1
SEG40
COM9
l
a
ti
COM16
n
e
( Example 4 ) : 5 x 8 dots , 16 characters x 1 line [ 1 / 5 Bias , 1 / 16 Duty ]
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
y
l
n
O
SPLC780D
SEG1
SEG20
COM1
LCD Panel
COM8
4 characters x 2 lines
SEG21
SEG40
( Example 5 ) : 5 x 8 dots , 4 characters x 2 lines [ 1 / 4 Bias , 1 / 8 Duty ]
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
31
NOV. 04, 2004
Version: 1.2
SPLC780D
9. CHARACTER GENERATOR ROM
9.1. SPLC780D - 01
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
32
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.2. SPLC780D - 02
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
33
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.3. SPLC780D - 03
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
34
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.4. SPLC780D - 08
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
35
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.5. SPLC780D - 11
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
36
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.6. SPLC780D - 12
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
37
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.7. SPLC780D - 13
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
38
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.8. SPLC780D - 14
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
39
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.9. SPLC780D - 15
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
40
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.10. SPLC780D - 17
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
41
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.11. SPLC780D - 18
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
42
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.12. SPLC780D - 19
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
43
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
9.13. SPLC780D - 54
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
44
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
10. PACKAGE/PAD LOCATIONS
10.1. PAD Assignment and Locations
Please contact Sunplus sales representatives for more information.
10.2. Package Configuration
65 SEG38
66 SEG37
67 SEG36
68 SEG35
69 SEG34
70 SEG33
71 SEG32
72 SEG31
73 SEG30
74 SEG29
75 SEG28
76 SEG27
77 SEG26
78 SEG25
79 SEG24
80 SEG23
QFP 80L Top View
l
a
ti
SEG22
1
SEG21
2
SEG20
3
SEG19
4
SEG18
5
SEG17
6
SEG16
7
SEG15
8
SEG14
9
SEG13
10
SEG12
11
SEG11
12
SEG10
13
SEG09
14
SEG08
15
SEG07
16
SEG06
17
SEG05
18
n
e
if d se
n
U
o
C ER
s
u
N
l
I
SPLC780Dp
M
n
XXX
T
u
S AR
P
r
o
F
64
y
l
n
63
SEG40
O
SEG39
62 COM16
61 COM15
60 COM14
59 COM13
58 COM12
57 COM11
56 COM10
55
COM9
54
COM8
53
COM7
52
COM6
51
COM5
50
COM4
49
COM3
48
COM2
47
COM1
46
DB7
45
DB6
44
DB5
43
DB4
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
45
33
34
35
36
37
38
39
40
M
D
RS
R/W
E
DB0
DB1
32
CL2
VDD
31
CL1
DB2
30
DB3
41
V5
42
24
29
23
V4
VSS
OSC1
28
22
V3
SEG01
27
21
V2
SEG02
26
20
V1
SEG03
25
19
OSC2
SEG04
NOV. 04, 2004
Version: 1.2
SPLC780D
10.3. Package Information
QFP 80L Outline Dimensions
Unit: Millimeter
D
D1
E
SUNPLUS
SPLC780D
YYWW
E1
l
a
ti
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
c
L1
Symbol
D
D1
E
E1
e
b
Min.
Nom.
Max.
y
l
n
O
e
b
A2
A
A1
Unit
23.20 REF
Millimeter
20.00 REF
Millimeter
17.20 REF
Millimeter
14.00 REF
Millimeter
0.80 REF
Millimeter
0.30
0.35
0.45
Millimeter
-
-
3.40
Millimeter
0.25
-
-
Millimeter
A2
2.50
2.72
2.90
Millimeter
c
0.11
0.15
0.23
Millimeter
A
A1
L1
1.60 REF
Millimeter
10.4. Ordering Information
Product Number
Package Type
SPLC780D-NnnV-C
Chip form
SPLC780D-NnnV-PQ05
Package form - QFP 80L
Note1: Code number is assigned for customer.
Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
46
NOV. 04, 2004
Version: 1.2
SPLC780D
11. DISCLAIMER
The information appearing in this publication is believed to be accurate.
Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of
sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or
regarding the freedom of the described chip(s) from patent infringement.
FURTHER, SUNPLUS MAKES NO WARRANTY OF
MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and
prices at any time without notice.
Accordingly, the reader is cautioned to verify that the data sheets and other information in this
publication are current before placing orders.
Products described herein are intended for use in normal commercial applications.
Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are
l
a
specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits
ti
illustrated in this document are for reference purposes only.
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
47
y
l
n
O
NOV. 04, 2004
Version: 1.2
SPLC780D
12. REVISION HISTORY
Date
Revision #
NOV. 04, 2004
1.2
Description
Page
1. VIH=2.5V@5V
2. Add “COMPARISON OF SPLC780D AND SPLC780C”
3. Modify IIL Min/Max
JUN. 16, 2004
1.1
APR. 23, 2004
1.0
Add ROM code
32 - 44
1. Remove “Preliminary”
l
a
2. Modify description: “Execution time” to “Execution time (Temp = 25℃)”
ti
3. Add Note2
APR. 01, 2004
0.2
1. Add min. and max. value in Instruction Table
2. Add 8-bit/4-bit data transfer timing sequence example
AUG. 06, 2003
0.1
Original
n
e
if d se
n
U
o
C ER
s
u IN
l
p
M
n
T
u
S AR
P
r
o
F
© Sunplus Technology Co., Ltd.
Proprietary & Confidential
48
7
y
l
n
7
7
O
17 - 18
33
NOV. 04, 2004
Version: 1.2