54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 D D D D D D D D D Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible Noninverting Outputs Two 16-Bit, Back-to-Back Registers Store Data Flowing in Both Directions Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description 54ACT16952 . . . WD PACKAGE 74ACT16952 . . . DL PACKAGE (TOP VIEW) 1OEAB 1CLKAB 1CEAB GND 1A1 1A2 VCC 1A3 1A4 1A5 GND 1A6 1A7 1A8 2A1 2A2 2A3 GND 2A4 2A5 2A6 VCC 2A7 2A8 GND 2CEAB 2CLKAB 2OEAB 1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 1OEBA 1CLKBA 1CEBA GND 1B1 1B2 VCC 1B3 1B4 1B5 GND 1B6 1B7 1B8 2B1 2B2 2B3 GND 2B4 2B5 2B6 VCC 2B7 2B8 GND 2CEBA 2CLKBA 2OEBA The ’ACT16952 are 16-bit registered transceivers 21 36 that contain two sets of D-type flip-flops for 22 35 temporary storage of data flowing in either 23 34 direction. They can be used as two 8-bit 24 33 transceivers or one 16-bit transceiver. Data on the 25 32 A or B bus is stored in registers on the low-to-high 26 31 transition of the clock (CLKAB or CLKBA) input, 27 30 provided that the clock-enable (CEAB or CEBA) 28 29 input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port. To avoid false clocking of the flip-flops, CEAB (or CEBA) should not be switched from low to high while CLKAB (or CLKBA) is low. The 74ACT16952 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area. The 54ACT16952 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16952 is characterized for operation from –40°C to 85°C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC and Widebus are trademarks of Texas Instruments Incorporated. Copyright 1996, Texas Instruments Incorporated UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 FUNCTION TABLE† INPUTS OUTPUT B CEAB CLKAB OEAB A H X L X X H L X L ↑ L L L L ↑ L H H B0‡ B0‡ X X H X Z † A-to-B data flow is shown; B-to-A data flow is similar but uses CEBA, CLKBA, and OEBA. ‡ Level of B before the indicated steady-state input conditions were established 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 logic symbol† 1OEBA 56 54 1CEBA 1CLKBA 55 1 1OEAB 3 1CEAB 1CLKAB 2 29 2OEBA 31 2CEBA 2CLKBA 2OEAB 30 28 26 2CEAB 2CLKAB 1A1 27 5 EN3 G1 1C5 EN4 G2 2C6 EN9 G7 7C11 EN10 G8 8C12 3 6D 1A2 1A3 1A4 1A5 1A6 1A7 1A8 2A1 2A3 2A4 2A5 2A6 2A7 2A8 52 51 8 49 9 48 10 47 12 45 13 44 14 43 15 42 9 1B1 4 6 12D 2A2 5D 11D 1B2 1B3 1B4 1B5 1B6 1B7 1B8 2B1 10 16 41 17 40 19 38 20 37 21 36 23 34 24 33 2B2 2B3 2B4 2B5 2B6 2B7 2B8 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 logic diagram (positive logic) 1OEBA 56 1CEBA 54 1CLKBA 55 1OEAB 1CEAB 1CLKAB 1A1 1 3 2 C1 5 1D 52 1B1 C1 1D To Seven Other Channels 2OEBA 29 2CEBA 31 2CLKBA 30 2OEAB 2CEAB 2CLKAB 2A1 28 26 27 C1 15 1D C1 1D To Seven Other Channels 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 42 2B1 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±400 mA Maximum package power dissipation at TA = 55°C (in still air) (see Note 2): DL package . . . . . . . . . . . 1.4 W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils. recommended operating conditions (see Note 3) 54ACT16952 NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 VCC VIH Supply voltage VIL VI Low-level input voltage Input voltage 0 VO IOH Output voltage 0 High-level output current IOL ∆t/∆v Low-level output current High-level input voltage 74ACT16952 MIN 2 2 0.8 Input transition rise or fall rate 0 TA Operating free-air temperature –55 NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating. UNIT V V 0.8 V VCC VCC V –24 –24 mA 24 24 mA VCC VCC 0 0 V 10 0 10 ns/V 125 –40 85 °C PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC 4.5 V IOH = –50 50 µA VOH 24 mA IOH = –24 IOH = –50 mA† IOH = –75 mA† II IOZ‡ A or B ports ICC ∆ICC§ Ci Control inputs Cio A or B ports 54ACT16952 MIN MAX 74ACT16952 MIN 4.4 4.4 4.4 5.5 V 5.4 5.4 5.4 4.5 V 3.94 3.8 3.8 5.5 V 4.94 4.8 4.8 3.85 3.85 5.5 V IOL = 24 mA Control inputs TA = 25°C TYP MAX MAX UNIT V 5.5 V IOL = 50 µA VOL MIN 4.5 V 0.1 0.1 5.5 V 0.1 0.1 0.1 0.1 4.5 V 0.36 0.44 0.44 5.5 V 0.36 0.44 0.44 1.65 1.65 V IOL = 50 mA† IOL = 75 mA† 5.5 V VI = VCC or GND VO = VCC or GND 5.5 V ±0.1 ±1 ±1 µA 5.5 V ±0.5 ±5 ±5 µA VI = VCC or GND, IO = 0 One input at 3.4 V, Other inputs at VCC or GND 5.5 V 8 80 80 µA 5.5 V 0.9 1 1 mA 5.5 V VI = VCC or GND VO = VCC or GND 5V 3 pF 5V 12 pF † Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. ‡ For I/O ports, the parameter IOZ includes the input leakage current. § This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC. timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) TA = 25°C MIN MAX fclock tw Clock frequency 0 Pulse duration, CLK high or low Set p time before CLK↑ Setup th Hold time after CLK↑ MAX 0 75 74ACT16952 MIN MAX 0 75 6.7 6.7 5 5 5 6.5 6.5 6.5 Data 1 1 1 CEAB or CEBA 0 0 0 CEAB or CEBA PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. 6 MIN 6.7 Data tsu 75 54ACT16952 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 UNIT MHz ns ns ns 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER fmax tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) TO (OUTPUT) MIN TA = 25°C TYP MAX 75 CLK A or B CEBA or CEAB A or B OEBA or OEAB A or B OEBA or OEAB A or B 54ACT16952 MIN 74ACT16952 MAX MIN 75 MAX 75 UNIT MHz 4.7 8.5 10.7 4.7 11.8 4.7 11.8 4.9 8.7 10.5 4.9 11.7 4.9 11.7 4.7 8.5 10.7 4.7 11.8 4.7 11.8 4.9 8.7 10.5 4.9 11.7 4.9 11.7 3.4 8.1 10.2 3.4 11.2 3.4 11.2 4.2 9.6 11.8 4.2 13 4.2 13 5.2 7.5 8.9 5.2 9.4 5.2 9.4 4.5 6.7 8.2 4.5 8.7 4.5 8.7 ns ns ns ns operating characteristics, VCC = 5 V, TA = 25°C PARAMETER Cpd Power dissipation capacitance per transceiver TEST CONDITIONS Outputs enabled CL = 50 pF, f = 1 MHz TYP 55 UNIT pF PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 54ACT16952, 74ACT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS159C – JANUARY 1991 – REVISED APRIL 1996 PARAMETER MEASUREMENT INFORMATION 2 × VCC S1 500 Ω From Output Under Test Open GND TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 2 × VCC GND 500 Ω CL = 50 pF (see Note A) LOAD CIRCUIT 3V Timing Input (see Note B) 1.5 V 0V tw tsu 3V Input 1.5 V 1.5 V th 3V 1.5 V 1.5 V Data Input 0V 0V VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS 3V 1.5 V Input 1.5 V 0V tPHL tPLH In-Phase Output 50% VCC VOH 50% VCC VOL 50% VCC VOH 50% VCC VOL 3V Output Waveform 2 S1 at GND (see Note B) 1.5 V 1.5 V 0V tPZL [ VCC tPLZ Output Waveform 1 S1 at 2 × VCC (see Note B) tPLH tPHL Out-of-Phase Output Output Control (low-level enabling) 50% VCC VOL tPHZ tPZH VOLTAGE WAVEFORMS 20% VCC 50% VCC 80% VCC VOH [0V VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns. D. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated