TRSYS FR1K

FR1A THRU FR1K
SURFACE MOUNT FAST SWITCHING RECTIFIER
VOLTAGE - 50 to 800 Volts CURRENT - 1.0 Ampere
FEATURES
l
For surface mounted applications
l
Low profile package
l
Built-in strain relief
l
Easy pick and place
l
Fast recovery times for high efficiency
l
Plastic package has Underwriters Laboratory
SMB/DO-214AA
Flammability Classification 94V-O
l
Glass passivated junction
l
High temperature soldering:
260 /10 seconds at terminals
MECHANICAL DATA
Case: JEDEC DO-214AA molded plastic
Terminals: Solder plated, solderable per MIL-STD-750,
Method 2026
Polarity: Indicated by cathode band
Standard packaging: 12mm tape (EIA-481)
Weight: 0.003 ounce, 0.093 gram
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25 ambient temperature unless otherwise specified.
Resistive or inductive load.
For capacitive load, derate current by 20%.
Maximum Recurrent Peak Reverse Voltage
Maximum RMS Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Rectified Current,
at TL=90
Peak Forward Surge Current 8.3ms single half sinewave superimposed on rated load(JEDEC method)
Maximum Instantaneous Forward Voltage at 1.0A
Maximum DC Reverse Current TA=25
At Rated DC Blocking Voltage TA=125
Maximum Reverse Recovery Time (Note 1) TJ=25
Typical Junction capacitance (Note 2)
Maximum Thermal Resistance (Note 3)
Operating and Storage Temperature Range
SYMBOLS
FR1A
FR1B
FR1D
FR1G
FR1J
FR1K
VRRM
VRMS
VDC
I(AV)
50
35
50
100
70
100
200
140
200
400
280
400
600
420
600
800
560
800
UNITS
Volts
Volts
Volts
1.0
Amps
IFSM
30.0
Amps
VF
IR
1.3
5.0
150
Volts
A
TRR
CJ
R JL
TJ,TSTG
NOTES:
1. Reverse Recovery Test Conditions: IF=0.5A, IR=1.0A, Irr=0.25A
150
250
12
30
-50 to +150
500
nS
PF
/W
2. Measured at 1 MHz and Applied reverse voltage of 4.0 volts
3. 8.0mm2 (.013mm thick) land areas
RATING AND CHARACTERISTIC CURVES
FR1A THRU FR1K
Fig. 1-FORWARD CURRENT DERATING CURVE
Fig. 3-PEAK FORWARD SURGE CURRENT
Fig. 2-TYPICAL JUNCTION CAPACITANCE
Fig. 4-TYPICAL INSTANTANEOUS FORWARD
CHARACTERISTICS
Fig. 5-REVERSE RECOVERY TIME CHARACTERISTICS AND TEST CIRCUIT DIAGRAM