AKM AKD5701

[AK5701]
AK5701
16-Bit ΔΣ Stereo ADC with PLL & MIC-AMP
GENERAL DESCRIPTION
The AK5701 features a 16-bit stereo ADC. Input circuits include a Microphone-Amplifier and an ALC
(Auto Level Control) circuit that is suitable for portable application with recording function. On-chip PLL
supports base-band clock of mobile phone, therefore it is easy to connect with DSP. The AK5701 is
available in a 24pin QFN, utilizing less board space than competitive offerings.
FEATURES
1. Resolution: 16bits
2. Recording Function
- 2 Stereo Input Selector
- Full-differential or Single-ended Input
- MIC Amplifier (+30dB/+15dB or 0dB)
- Input Voltage: [email protected]=3.0V (= 0.6 x AVDD)
- ADC Performance: S/(N+D): 78dB, DR, S/N: [email protected]=0dB
S/(N+D): 77dB, DR, S/N: [email protected]=+15dB
S/(N+D): 72dB, DR, S/N: [email protected]=+30dB
- Digital HPF for DC-offset cancellation ([email protected]=44.1kHz)
- Digital ALC (Automatic Level Control)
(+36dB ∼ −54dB, 0.375dB Step, Mute)
3. Sampling Rate:
- PLL Slave Mode (EXLRCK pin): 7.35kHz ∼ 48kHz
- PLL Slave Mode (EXBCLK pin): 7.35kHz ∼ 48kHz
- PLL Slave Mode (MCKI pin):
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
- PLL Master Mode:
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
- EXT Slave Mode:
7.35kHz ∼ 48kHz (256fs), 7.35kHz ∼ 26kHz (512fs), 7.35kHz ∼ 13kHz (1024fs)
4. PLL Input Clock:
- MCKI pin:
27MHz, 26MHz, 24MHz, 19.2MHz, 13.5MHz, 13MHz, 12.288MHz, 12MHz,
11.2896MHz
- EXLRCK pin: 1fs
- EXBCLK pin: 32fs/64fs
5. Master/Slave mode
6. Audio Interface Format: MSB First, 2’s compliment
- DSP Mode, 16bit MSB justified, I2S
7. μP I/F: 3-wire Serial
8. Power Supply:
- AVDD: 2.4 ∼ 3.6V
- DVDD: 1.6 ∼ 3.6V
9. Power Supply Current: 8mA
10. AK5701VN: Ta = −30 ∼ 85°C
AK5701KN: Ta = −40 ∼ 85°C
11. Package: 24pin QFN (4mm x 4mm)
MS0404-E-02
2007/08
-1-
[AK5701]
■ Block Diagram
DVDD
DVSS
PDN
LIN1
RIN1
LIN2
S
E
L
ADC
HPF MIX
ALC
or
IVOL
RIN2
LRCK
Audio I/F
Controller
BCLK
S
E
L
SDTO
MPWR
VCOM
AVDD
AVSS
VCOC
Control
Register
PLL
MCKO MCKI
CSP
EXLRCK
EXBCLK
EXSDTI
CSN CCLK CDTI
Figure 1. Block Diagram
MS0404-E-02
2007/08
-2-
[AK5701]
■ Ordering Guide
−30 ∼ +85°C
24pin QFN (0.5mm pitch)
−40 ∼ +85°C
24pin QFN (0.5mm pitch)
Evaluation board for AK5701
AK5701VN
AK5701KN
AKD5701
PDN
CSN
CCLK
CDTI
MCKI
EXBCLK
18
17
16
15
14
13
■ Pin Layout
MCKO
RIN1
22
Top View
9
CSP
LIN1
23
8
SDTO
VCOC
24
7
LRCK
6
10
BCLK
AK5701
5
21
DVSS
LIN2
4
EXSDTI
DVDD
11
3
20
AVDD
RIN2
2
EXLRCK
AVSS
12
1
19
VCOM
MPWR
■ Comparison with AK5355VN
Function
Input Selector
Input Gain
Mic Bias
ALC
Mono Mic Mode
Audio I/F Format
PLL
Master Mode
Output Data Selector
Serial Control
AK5355VN
No
+15dB/0dB
No
No
No
Left justified, I2S
No
No
No
No
Power Supply
2.1 ∼ 3.6V
Package
Ambient Temperature
20pin QFN (4.2mm x 4.2mm)
−40 ∼ +85°C
MS0404-E-02
AK5701
Yes
+30dB/+15dB/0dB
Yes
Yes
Yes
DSP Mode, Left justified, I2S
Yes
Yes
Yes
Yes
AVDD=2.4 ∼ 3.6V
DVDD=1.6 ∼ 3.6V
24pin QFN (4mm x 4mm)
AK5701VN : −30 ∼ +85°C
AK5701KN : −40 ∼ +85°C
2007/08
-3-
[AK5701]
PIN/FUNCTION
No.
Pin Name
I/O
Function
Common Voltage Output Pin, 0.5 x AVDD
1 VCOM
O
Bias voltage of ADC inputs.
2 AVSS
Analog Ground Pin
3 AVDD
Analog Power Supply Pin
4 DVDD
Digital Power Supply Pin
5 DVSS
Digital Ground Pin
6 BCLK
O
Audio Serial Data Clock Pin
7 LRCK
O
Input / Output Channel Clock Pin
8 SDTO
O
Audio Serial Data Output Pin
Chip Select Polarity Pin
9 CSP
I
“H”: CSN pin = “H” active, C1-0 = “01”
“L”: CSN pin = “L” active, C1-0 = “10”
10 MCKO
O
Master Clock Output Pin
11 EXSDTI
I
External Audio Serial Data Input Pin
12 EXLRCK
I
External Input / Output Channel Clock Pin
13 EXBCLK
I
External Audio Serial Data Clock Pin
14 MCKI
I
External Master Clock Input Pin
15 CDTI
I
Control Data Input Pin
16 CCLK
I
Control Data Clock Pin (Internal Pull-down at CSP pin = “H”)
17 CSN
I
Chip Select Pin
Power-Down Mode Pin
18 PDN
I
“H”: Power-up, “L”: Power-down, reset and initializes the control register.
19 MPWR
O
MIC Power Supply Pin
RIN2
I
Rch Analog Input 2 Pin
(MDIF2 bit = “0”)
20
RIN+
I
Rch Positive Input Pin
(MDIF2 bit = “1”)
LIN2
I
Lch Analog Input 2 Pin
(MDIF2 bit = “0”)
21
I
Rch Negative Input Pin
(MDIF2 bit = “1”)
RIN−
RIN1
I
Rch Analog Input 1 Pin
(MDIF1 bit = “0”)
22
I
Lch Negative Input Pin
(MDIF1 bit = “1”)
LIN−
LIN1
I
Lch Analog Input 1 Pin
(MDIF1 bit = “0”)
23
LIN+
I
Lch Positive Input Pin
(MDIF1 bit = “1”)
Output Pin for Loop Filter of PLL Circuit
24 VCOC
O
This pin should be connected to AVSS with one resistor and capacitor in series.
Note 1. All input pins except analog input pins (LIN1, RIN1, LIN2, RIN2) should not be left floating.
■ Handling of Unused Pin
The unused I/O pins should be processed appropriately as below.
Classification
Analog
Digital
Pin Name
MPWR, VCOC, LIN1/LIN+, RIN1/LIN−,
LIN2/RIN−, RIN2/RIN+
BCLK, LRCK, SDTO, MCKO
MCKI, EXBCLK, EXLRCK, EXSDTI
MS0404-E-02
Setting
These pins should be open.
These pins should be open.
These pins should be connected to DVSS.
2007/08
-4-
[AK5701]
ABSOLUTE MAXIMUM RATINGS
(AVSS, DVSS=0V; Note 2)
Parameter
Power Supplies:
Analog
Digital
|AVSS – DVSS| (Note 3)
Input Current, Any Pin Except Supplies
Analog Input Voltage (Note 4)
Digital Input Voltage (Note 5)
Ambient Temperature
AK5701VN
(powered applied)
AK5701KN
Storage Temperature
Symbol
AVDD
DVDD
ΔGND
IIN
VINA
VIND
Ta
Ta
Tstg
min
−0.3
−0.3
−0.3
−0.3
−30
−40
−65
max
4.6
4.6
0.3
±10
AVDD+0.3
DVDD+0.3
85
85
150
Units
V
V
V
mA
V
V
°C
°C
°C
Note 2. All voltages with respect to ground.
Note 3. AVSS and DVSS must be connected to the same analog ground plane.
Note 4. LIN1/LIN+, RIN1/LIN−, LIN2/RIN−, RIN2/RIN+ pins
Note 5. PDN, CSN, CCLK, CDTI, CSP, MCKI, EXSDTI, EXLRCK, EXBCLK pins
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(AVSS, DVSS=0V; Note 2)
Parameter
Power Supplies
Analog
(Note 6)
Digital
Symbol
AVDD
DVDD
min
2.4
1.6
typ
3.0
3.0
Max
3.6
AVDD
Units
V
V
Note 2. All voltages with respect to ground.
Note 6. The power-up sequence between AVDD and DVDD is not critical. When only AVDD is powered OFF, the power
supply current of DVDD at power-down mode may be increased. DVDD should not be powerd OFF while AVDD
is powered ON.
* AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.
MS0404-E-02
2007/08
-5-
[AK5701]
ANALOG CHARACTERISTICS
(Ta=25°C; AVDD, DVDD=3.0V; AVSS=DVSS=0V; PLL Master Mode; MCKI=12MHz, fs=44.0995kHz, BCLK=64fs;
Signal Frequency=1kHz; 16bit Data; Measurement frequency=20Hz ∼ 20kHz; unless otherwise specified)
Min
Typ
max
Units
Parameter
MIC Amplifier: LIN1, RIN1, LIN2, RIN2 pins; MDIF1 = MDIF2 bits = “0” (Single-ended inputs)
Input
MGAIN1-0 bits = “00”
40
60
80
kΩ
Resistance MGAIN1-0 bits = “01” or “10”
20
30
40
kΩ
MGAIN1-0 bits = “00”
0
dB
Gain
MGAIN1-0 bits = “01”
+15
dB
MGAIN1-0 bits = “10”
+30
dB
MIC Amplifier: LIN+, LIN−, RIN+, RIN− pins; MDIF1 = MDIF2 bits = “1” (Full-differential input)
Input Voltage (Note 7)
MGAIN1-0 bits = “01”
0.37
Vpp
MGAIN1-0 bits = “10”
0.066
Vpp
MIC Power Supply: MPWR pin
Output Voltage (Note 8)
2.02
2.25
2.48
V
Load Resistance
0.5
kΩ
Load Capacitance
30
pF
ADC Analog Input Characteristics: LIN1/RIN1/LIN2/RIN2 pins (Single-ended inputs) → ADC → IVOL,
MGAIN=+15dB, IVOL=0dB, ALC=OFF
Resolution
16
Bits
MGAIN=+30dB
0.057
Vpp
Input Voltage (Note 9)
MGAIN=+15dB
0.27
0.32
0.37
Vpp
MGAIN=0dB
1.53
1.80
2.07
Vpp
67
77
dB
S/(N+D) (−0.5dBFS) (Note 10)
79
87
dB
D-Range (−60dBFS, A-weighted) (Note 11)
S/N (A-weighted) (Note 11)
79
87
dB
Interchannel Isolation (Note 12)
80
90
dB
MGAIN=+30dB
0.2
dB
Interchannel Gain Mismatch
MGAIN=+15dB
0.2
1.0
dB
MGAIN=0dB
0.2
0.5
dB
Power Supplies:
Power Supply Current: AVDD+DVDD
Power Up (PDN pin = “H”) (Note 13)
8
12
mA
Power Down (PDN pin = “L”) (Note 14)
1
20
μA
Note 7. The voltage difference between LIN+/RIN+ and LIN−/RIN− pins. AC coupling capacitor should be connected in
series at each input pin. Full-differential input is not available at MGAIN1-0 bits = “00”. Maximum input voltage
of LIN+, LIN−, RIN+ and RIN− pins is proportional to AVDD voltage, respectively.
Vin = |(L/RIN+) − (L/RIN−)| = 0.123 x AVDD (max)@MGAIN1-0 bits = “01”, 0.022 x AVDD
(max)@MGAIN1-0 bits = “10”.
When the signal larger than above value is input to LIN+, LIN−, RIN+ or RIN− pin, ADC does not operate
normally.
Note 8. Output voltage is proportional to AVDD voltage. Vout = 0.75 x AVDD (typ).
Note 9. Input voltage is proportional to AVDD voltage. Vin = 0.107 x AVDD (typ)@MGAIN1-0 bits = “01” (+15dB),
Vin = 0.6 x AVDD(typ)@MGAIN1-0 bits = “00” (0dB).
Note 10. 80dB(typ)@MGAIN=0dB, 70dB(typ)@MGAIN=+30dB
Note 11. 89dB(typ)@MGAIN=0dB, 77dB(typ)@MGAIN=+30dB
Note 12. 100dB(typ)@MGAIN=0dB, 80dB(typ)@MGAIN=+30dB
Note 13. PLL Master Mode (MCKI=12MHz), PMADL = PMADR = PMVCM = PMPLL = PMMP = M/S bits = “1” and
MCKO bit = “0”. MPWR pin outputs 0mA. AVDD=6.4mA(typ), DVDD=1.6mA(typ).
EXT Slave Mode (PMPLL = M/S = MCKO bits = “0”): AVDD=5.7mA(typ), DVDD=1.3mA(typ).
Bypass Mode (THR bit = “1”, PMADL = PMADR = M/S bits = “0”), fs=8kHz: AVDD=1μA(typ),
DVDD=150μA(typ).
Note 14. All digital input pins are fixed to DVDD or DVSS.
MS0404-E-02
2007/08
-6-
[AK5701]
FILTER CHARACTERISTICS
(Ta=25°C; AVDD=2.4 ∼ 3.6V; DVDD=1.6 ∼ 3.6V; fs=44.1kHz)
Parameter
Symbol
min
ADC Digital Filter (Decimation LPF):
Passband (Note 15)
PB
0
±0.1dB
−1.0dB
−3.0dB
Stopband (Note 15)
SB
25.7
Passband Ripple
PR
Stopband Attenuation
SA
65
Group Delay (Note 16)
GD
Group Delay Distortion
ΔGD
ADC Digital Filter (HPF): HPF1-0 bits = “00”
Frequency Response (Note 15) −3.0dB
FR
−0.5dB
−0.1dB
typ
max
Units
20.0
21.1
18
0
17.4
±0.1
-
kHz
kHz
kHz
kHz
dB
dB
1/fs
μs
3.4
10
22
-
Hz
Hz
Hz
Note 15. The passband and stopband frequencies scale with fs (system sampling rate).
For example, PB=0.454*fs (@−1.0dB). Each response refers to that of 1kHz.
Note 16. The calculated delay time caused by digital filtering. This time is from the input of analog signal to setting of the
16-bit data of both channels from the input register to the output register of the ADC. This time includes the
group delay of the HPF.
DC CHARACTERISTICS
(Ta=25°C; AVDD=2.4 ∼ 3.6V; DVDD=1.6 ∼ 3.6V)
Parameter
Symbol
min
High-Level Input Voltage
Except CSP pin; 2.2V≤ DVDD ≤3.6V
VIH
70%DVDD
Except CSP pin; 1.6V≤ DVDD <2.2V
VIH
80%DVDD
CSP pin
VIH
90%DVDD
Low-Level Input Voltage
Except CSP pin; 2.2V≤ DVDD ≤3.6V
VIL
Except CSP pin; 1.6V≤ DVDD <2.2V
VIL
CSP pin
VIL
High-Level Output Voltage
(Iout= −200μA)
VOH
DVDD−0.2
Low-Level Output Voltage
(Iout= 200μA)
VOL
Input Leakage Current (Note 17)
Iin
-
typ
max
Units
-
-
V
V
V
-
30%DVDD
20%DVDD
10%DVDD
0.2
±10
V
V
V
V
V
μA
Note 17. When CSP pin is “H”, CCLK pin has internal pull-down device, normally 100kΩ.
MS0404-E-02
2007/08
-7-
[AK5701]
SWITCHING CHARACTERISTICS
(Ta=25°C; AVDD=2.4 ∼ 3.6V; DVDD=1.6 ∼ 3.6V; CL=20pF)
Parameter
Symbol
min
PLL Master Mode (PLL Reference Clock = MCKI pin)
MCKI Input Timing
Frequency
fCLK
11.2896
Pulse Width Low
tCLKL
0.4/fCLK
Pulse Width High
tCLKH
0.4/fCLK
MCKO Output Timing
Frequency
fMCK
0.2352
Duty Cycle
Except 256fs at fs=32kHz, 29.4kHz
dMCK
40
256fs at fs=32kHz, 29.4kHz
dMCK
LRCK Output Timing
Frequency
Except DSP Mode 1
fs
7.35
DSP Mode 1 (Note 18)
fsd
14.7
DSP Mode: Pulse Width High
tLRCKH
Except DSP Mode: Duty Cycle
Duty
BCLK Output Timing
Period
BCKO1-0 bit = “01”
tBCK
BCKO1-0 bit = “10”
tBCK
Duty Cycle
dBCK
PLL Slave Mode (PLL Reference Clock = MCKI pin)
MCKI Input Timing
Frequency
fCLK
11.2896
Pulse Width Low
tCLKL
0.4/fCLK
Pulse Width High
tCLKH
0.4/fCLK
MCKO Output Timing
Frequency
fMCK
0.2352
Duty Cycle
Except 256fs at fs=32kHz, 29.4kHz
dMCK
40
256fs at fs=32kHz, 29.4kHz
dMCK
EXLRCK Input Timing
Frequency
fs
7.35
DSP Mode: Pulse Width High
tLRCKH
tBCK−60
Except DSP Mode: Duty Cycle
Duty
45
EXBCLK Input Timing
Period
tBCK
1/(64fs)
Pulse Width Low
tBCKL
0.4 x tBCK
Pulse Width High
tBCKH
0.4 x tBCK
PLL Slave Mode (PLL Reference Clock = EXLRCK pin)
EXLRCK Input Timing
Frequency
fs
7.35
DSP Mode: Pulse Width High
tLRCKH
tBCK−60
Except DSP Mode: Duty Cycle
Duty
45
EXBCLK Input Timing
Period
tBCK
1/(64fs)
Pulse Width Low
tBCKL
0.4 x tBCK
Pulse Width High
tBCKH
0.4 x tBCK
typ
max
Units
-
27
-
MHz
ns
ns
-
12.288
MHz
50
33
60
-
%
%
tBCK
50
48
96
-
kHz
kHz
ns
%
1/(32fs)
1/(64fs)
50
-
ns
ns
%
-
27
-
MHz
ns
ns
-
12.288
MHz
50
33
60
-
%
%
-
48
1/fs − tBCK
55
kHz
ns
%
-
1/(32fs)
-
ns
ns
ns
-
48
1/fs − tBCK
55
kHz
ns
%
-
1/(32fs)
-
ns
ns
ns
Note 18. Sampling frequency is 7.35kHz ∼ 48kHz.
MS0404-E-02
2007/08
-8-
[AK5701]
Parameter
Symbol
PLL Slave Mode (PLL Reference Clock = EXBCLK pin)
EXLRCK Input Timing
Frequency
fs
DSP Mode: Pulse Width High
tLRCKH
Except DSP Mode: Duty Cycle
Duty
EXBCLK Input Timing
Period
PLL3-0 bits = “0010”
tBCK
PLL3-0 bits = “0011”
tBCK
Pulse Width Low
tBCKL
Pulse Width High
tBCKH
External Slave Mode
MCKI Input Timing
Frequency
256fs
fCLK
512fs
fCLK
1024fs
fCLK
Pulse Width Low
tCLKL
Pulse Width High
tCLKH
EXLRCK Input Timing
Frequency
256fs
fs
512fs
fs
1024fs
fs
DSP Mode: Pulse Width High
tLRCKH
Except DSP Mode: Duty Cycle
Duty
EXBCLK Input Timing
Period
tBCK
Pulse Width Low
tBCKL
Pulse Width High
tBCKH
External Master Mode
MCKI Input Timing
Frequency
256fs
fCLK
512fs
fCLK
1024fs
fCLK
Pulse Width Low
tCLKL
Pulse Width High
tCLKH
LRCK Output Timing
Frequency
fs
DSP Mode: Pulse Width High
tLRCKH
Except DSP Mode: Duty Cycle
Duty
BCLK Output Timing
Period
BCKO1-0 bit = “01”
tBCK
BCKO1-0 bit = “10”
tBCK
Duty Cycle
dBCK
MS0404-E-02
min
typ
max
Units
7.35
tBCK−60
45
-
48
1/fs − tBCK
55
kHz
ns
%
0.4 x tBCK
0.4 x tBCK
1/(32fs)
1/(64fs)
-
-
ns
ns
ns
ns
1.8816
3.7632
7.5264
0.4/fCLK
0.4/fCLK
-
12.288
13.312
13.312
-
MHz
MHz
MHz
ns
ns
7.35
7.35
7.35
tBCK−60
45
-
48
26
13
1/fs − tBCK
55
kHz
kHz
kHz
ns
%
312.5
130
130
-
-
ns
ns
ns
1.8816
3.7632
7.5264
0.4/fCLK
0.4/fCLK
-
12.288
13.312
13.312
-
MHz
MHz
MHz
ns
ns
7.35
-
tBCK
50
48
-
kHz
ns
%
-
1/(32fs)
1/(64fs)
50
-
ns
ns
%
2007/08
-9-
[AK5701]
Parameter
Audio Interface Timing (DSP Mode)
Master Mode
LRCK “↑” to BCLK “↑” (Note 19)
LRCK “↑” to BCLK “↓” (Note 20)
BCLK “↑” to SDTO (BCKP bit = “0”)
BCLK “↓” to SDTO (BCKP bit = “1”)
Slave Mode
EXLRCK “↑” to EXBCLK “↑” (Note 19)
EXLRCK “↑” to EXBCLK “↓” (Note 20)
EXBCLK “↑” to EXLRCK “↑” (Note 19)
EXBCLK “↓” to EXLRCK “↑” (Note 20)
EXBCLK “↑” to SDTO (BCKP bit = “0”)
EXBCLK “↓” to SDTO (BCKP bit = “1”)
Audio Interface Timing (Left justified & I2S)
Master Mode
BCLK “↓” to LRCK Edge (Note 21)
LRCK Edge to SDTO (MSB)
(Except I2S mode)
BCLK “↓” to SDTO
Slave Mode
EXLRCK Edge to EXBCLK “↑” (Note 21)
EXBCLK “↑” to EXLRCK Edge (Note 21)
EXLRCK Edge to SDTO (MSB)
(Except I2S mode)
EXBCLK “↓” to SDTO
Symbol
min
typ
Max
Units
tDBF
tDBF
tBSD
tBSD
0.5 x tBCK − 40
0.5 x tBCK − 40
−70
−70
0.5 x tBCK
0.5 x tBCK
-
0.5 x tBCK + 40
0.5 x tBCK + 40
70
70
ns
ns
ns
ns
tLRB
tLRB
tBLR
tBLR
tBSD
tBSD
0.4 x tBCK
0.4 x tBCK
0.4 x tBCK
0.4 x tBCK
-
-
80
80
ns
ns
ns
ns
ns
ns
tMBLR
tLRD
−40
−70
-
40
70
ns
ns
tBSD
−70
-
70
ns
tLRB
tBLR
tLRD
50
50
-
-
80
ns
ns
ns
tBSD
-
-
80
ns
Note 19. MSBS, BCKP bits = “00” or “11”
Note 20. MSBS, BCKP bits = “01” or “10”
Note 21. EXBCLK rising edge must not occur at the same time as EXLRCK edge.
MS0404-E-02
2007/08
- 10 -
[AK5701]
Parameter
Control Interface Timing (CSP pin = “L”)
CCLK Period
CCLK Pulse Width Low
Pulse Width High
CDTI Setup Time
CDTI Hold Time
CSN “H” Time
CSN Edge to CCLK “↑” (Note 22)
CCLK “↑” to CSN Edge (Note 22)
Control Interface Timing (CSP pin = “H”)
CCLK Period
CCLK Pulse Width Low
Pulse Width High
CDTI Setup Time
CDTI Hold Time
CSN “L” Time
CSN Edge to CCLK “↑” (Note 22)
CCLK “↑” to CSN Edge (Note 22)
Power-down & Reset Timing
PDN Pulse Width (Note 23)
PMADL or PMADR “↑” to SDTO valid (Note 24)
HPF1-0 bits = “00”
HPF1-0 bits = “01”
HPF1-0 bits = “10”
Symbol
min
typ
max
Units
tCCK
tCCKL
tCCKH
tCDS
tCDH
tCSW
tCSS
tCSH
142
56
56
28
28
150
50
50
-
-
ns
ns
ns
ns
ns
ns
ns
ns
tCCK
tCCKL
tCCKH
tCDS
tCDH
tCSW
tCSS
tCSH
142
56
56
28
28
150
50
50
-
-
ns
ns
ns
ns
ns
ns
ns
ns
tPD
150
-
-
ns
tPDV
tPDV
tPDV
-
3088
1552
784
-
1/fs
1/fs
1/fs
Note 22. CCLK rising edge must not occur at the same time as CSN edge.
Note 23. The AK5701 can be reset by the PDN pin = “L”.
Note 24. This is the count of LRCK “↑” from the PMADL or PMADR bit = “1”.
MS0404-E-02
2007/08
- 11 -
[AK5701]
■ Timing Diagram
1/fCLK
VIH
MCKI
VIL
tCLKH
tCLKL
1/fs
50%DVDD
LRCK
tLRCKH
tLRCKL
tBCK
Duty = tLRCKH x fs x 100
tLRCKL x fs x 100
50%DVDD
BCLK
tBCKH
tBCKL
1/fMCK
dBCK = tBCKH / tBCK x 100
tBCKL / tBCK x 100
50%DVDD
MCKO
tMCKL
dMCK = tMCKL x fMCK x 100
Figure 2. Clock Timing (PLL/EXT Master mode)
tLRCKH
LRCK
50%DVDD
tBCK
tDBF
dBCK
BCLK
(BCKP = "0")
50%DVDD
BCLK
(BCKP = "1")
50%DVDD
tBSD
SDTO
MSB
50%DVDD
Figure 3. Audio Interface Timing (PLL/EXT Master mode & DSP mode: MSBS = “0”)
MS0404-E-02
2007/08
- 12 -
[AK5701]
tLRCKH
LRCK
50%DVDD
tBCK
tDBF
dBCK
BCLK
(BCKP = "1")
50%DVDD
BCLK
(BCKP = "0")
50%DVDD
tBSD
SDTO
MSB
50%DVDD
Figure 4. Audio Interface Timing (PLL/EXT Master mode & DSP mode: MSBS = “1”)
50%DVDD
LRCK
tMBLR
tBCKL
BCLK
50%DVDD
tLRD
tBSD
SDTO
50%DVDD
Figure 5. Audio Interface Timing (PLL/EXT Master mode & Except DSP mode)
MS0404-E-02
2007/08
- 13 -
[AK5701]
1/fs
VIH
EXLRCK
VIL
tLRCKH
tBLR
tBCK
VIH
EXBCLK
(BCKP = "0")
VIL
tBCKH
tBCKL
VIH
EXBCLK
(BCKP = "1")
VIL
Figure 6. Clock Timing (PLL Slave mode; PLL Reference Clock = EXLRCK or EXBCLK pin & DSP mode; MSBS = 0)
1/fs
VIH
EXLRCK
VIL
tLRCKH
tBLR
tBCK
VIH
EXBCLK
(BCKP = "1")
VIL
tBCKH
tBCKL
VIH
EXBCLK
(BCKP = "0")
VIL
Figure 7. Clock Timing (PLL Slave mode; PLL Reference Clock = EXLRCK or EXBCLK pin & DSP mode; MSBS = 1)
MS0404-E-02
2007/08
- 14 -
[AK5701]
1/fCLK
VIH
MCKI
VIL
tCLKH
tCLKL
1/fs
VIH
EXLRCK
VIL
tLRCKH
tLRCKL
tBCK
Duty = tLRCKH x fs x 100
= tLRCKL x fs x 100
VIH
EXBCLK
VIL
tBCKH
tBCKL
fMCK
50%DVDD
MCKO
tMCKL
dMCK = tMCKL x fMCK x 100
Figure 8. Clock Timing (PLL Slave mode; PLL Reference Clock = MCKI pin & Except DSP mode)
tLRCKH
VIH
EXLRCK
VIL
tLRB
VIH
EXBCLK
VIL
(BCKP = "0")
VIH
EXBCLK
(BCKP = "1")
VIL
tBSD
SDTO
MSB
50%DVDD
Figure 9. Audio Interface Timing (PLL Slave mode & DSP mode; MSBS = 0)
MS0404-E-02
2007/08
- 15 -
[AK5701]
tLRCKH
VIH
EXLRCK
VIL
tLRB
VIH
EXBCLK
VIL
(BCKP = "1")
VIH
EXBCLK
(BCKP = "0")
VIL
tBSD
SDTO
50%DVDD
MSB
Figure 10. Audio Interface Timing (PLL Slave mode, DSP mode; MSBS = 1)
1/fCLK
VIH
MCKI
VIL
tCLKH
tCLKL
1/fs
VIH
EXLRCK
VIL
tLRCKH
tLRCKL
Duty = tLRCKH x fs x 100
tLRCKL x fs x 100
tBCK
VIH
EXBCLK
VIL
tBCKH
tBCKL
Figure 11. Clock Timing (EXT Slave mode)
MS0404-E-02
2007/08
- 16 -
[AK5701]
VIH
EXLRCK
VIL
tBLR
tLRB
VIH
EXBCLK
VIL
tBSD
tLRD
SDTO
MSB
50%DVDD
Figure 12. Audio Interface Timing (PLL/EXT Slave mode)
MS0404-E-02
2007/08
- 17 -
[AK5701]
VIH
CSN
VIL
tCSS
tCCKL
tCCKH
VIH
CCLK
VIL
tCCK
tCDH
tCDS
VIH
CDTI
C1
C0
R/W
VIL
Figure 13. WRITE Command Input Timing (CSP pin = “L”)
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
VIL
VIH
CDTI
D2
D1
D0
VIL
Figure 14. WRITE Data Input Timing (CSP pin = “L”)
MS0404-E-02
2007/08
- 18 -
[AK5701]
VIH
CSN
VIL
tCCKL
tCSS
tCCKH
VIH
CCLK
VIL
tCCK
tCDH
tCDS
VIH
CDTI
C1
C0
R/W
VIL
Figure 15. WRITE Command Input Timing (CSP pin = “H”)
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
VIL
VIH
CDTI
D2
D1
D0
VIL
Figure 16. WRITE Data Input Timing (CSP pin = “H”)
MS0404-E-02
2007/08
- 19 -
[AK5701]
PMADL bit
or
PMADR bit
tPDV
SDTO
50%DVDD
Figure 17. Power Down & Reset Timing 1
tPD
PDN
VIL
Figure 18. Power Down & Reset Timing 2
MS0404-E-02
2007/08
- 20 -
[AK5701]
OPERATION OVERVIEW
■ System Clock
There are the following five clock modes to interface with external devices (Table 1 and Table 2)
Mode
PMPLL bit
M/S bit
PLL3-0 bits
Figure
PLL Master Mode (Note 25)
1
1
See Table 4
Figure 19
PLL Slave Mode 1
Figure 20
1
0
See Table 4
(PLL Reference Clock: MCKI pin)
PLL Slave Mode 2
Figure 21
1
0
See Table 4
(PLL Reference Clock: EXLRCK or EXBCLK pin)
EXT Slave Mode
0
0
x
Figure 22
EXT Master Mode (Note 26)
0
0
x
Figure 23
Note 25. If M/S bit = “1”, PMPLL bit = “0” and MCKO bit = “1” during the setting of PLL Master Mode, the invalid
clocks are output from the MCKO pin when MCKO bit is “1”.
Note 26. In case of EXT Master Mode, the register should be set as Figure 49.
Table 1. Clock Mode Setting (x: Don’t care)
Mode
PLL Master Mode
MCKO bit
MCKO pin
0
L
Selected by
PS1-0 bits
L
Selected by
PS1-0 bits
1
PLL Slave Mode
(PLL Reference Clock: MCKI pin)
0
1
MCKI pin
BCLK pin,
EXBCLK pin
LRCK pin,
EXLRCK pin
Selected by
PLL3-0 bits
BCLK pin
(Selected by
BCKO1-0 bits)
LRCK pin
(1fs) (Note 27)
Selected by
PLL3-0 bits
EXBCLK pin
(≥ 32fs)
EXLRCK pin
(1fs)
PLL Slave Mode
(PLL Reference Clock: EXLRCK
or EXBCLK pin)
0
L
GND
EXT Slave Mode
0
L
Selected by
FS1-0 bits
EXBCLK pin
(Selected by
PLL3-0 bits)
EXBCLK pin
(≥ 32fs)
EXT Master Mode
0
L
Selected by
FS1-0 bits
BCLK pin
(Selected by
BCKO1-0 bits)
EXLRCK pin
(1fs)
EXLRCK pin
(1fs)
LRCK pin
(1fs)
Note 27. LRCK becomes 2fs at PLL Master Mode & DSP Mode 1.
Table 2. Clock pins state in Clock Mode
■ Master Mode/Slave Mode
The M/S bit selects either master or slave mode. M/S bit = “1” selects master mode and “0” selects slave mode. When the
AK5701 is power-down mode (PDN pin = “L”) and exits reset state, the AK5701 is slave mode. After exiting reset state,
the AK5701 goes to master mode by changing M/S bit = “1”.
M/S bit
0
1
Mode
Used pins
Slave Mode
EXBCLK, EXLRCK
Master Mode
BCLK, LRCK
Table 3. Select Master/Salve Mode
MS0404-E-02
(default)
2007/08
- 21 -
[AK5701]
■ PLL Mode
When PMPLL bit is “1”, a fully integrated analog phase locked loop (PLL) generates a clock that is selected by the
PLL3-0 and FS3-0 bits. The PLL lock time is shown in Table 4, whenever the AK5701 is supplied to a stable clocks after
PLL is powered-up (PMPLL bit = “0” → “1”) or sampling frequency changes.
1) Setting of PLL Mode
Mode
PLL3
bit
PLL2
Bit
PLL1
bit
PLL0
bit
PLL Reference
Clock Input Pin
Input Frequency
0
2
0
0
0
0
0
1
0
0
EXLRCK pin
EXBCLK pin
1fs
32fs
3
0
0
1
1
EXBCLK pin
64fs
4
5
6
7
8
9
12
13
14
15
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
0
0
1
1
0
0
0
0
1
1
0
1
0
1
0
1
0
1
0
1
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
MCKI pin
N/A
11.2896MHz
12.288MHz
12MHz
24MHz
19.2MHz
12MHz (Note 28)
13.5MHz
27MHz
13MHz
26MHz
Others
Others
R and C of
VCOC pin
R[Ω] C[F]
6.8k
220n
10k
4.7n
10k
10n
10k
4.7n
10k
10n
10k
4.7n
10k
4.7n
10k
4.7n
10k
4.7n
10k
4.7n
10k
4.7n
10k
10n
10k
10n
10k
220n
10k
220n
PLL Lock
Time
(max)
80ms
2ms
4ms
2ms
4ms
40ms
40ms
40ms
40ms
40ms
40ms
40ms
40ms
60ms
60ms
(default)
Note 28. Please see Table 5 regarding the difference between PLL3-0 bits = “0110”(Mode 6) and “1001”(Mode 9).
Table 4. Setting of PLL Mode (*fs: Sampling Frequency)
2) Setting of sampling frequency in PLL Mode
When PLL reference clock input is MCKI pin, the sampling frequency is selected by FS3-0 bits as defined in Table 5.
Mode
FS3 bit
FS2 bit
FS1 bit
FS0 bit
Sampling Frequency
0
0
0
0
0
8kHz
1
0
0
0
1
12kHz
2
0
0
1
0
16kHz
3
0
0
1
1
24kHz
7.35kHz
0
1
0
4
0
7.349918kHz (Note 29)
11.025kHz
0
1
1
5
0
11.024877kHz (Note 29)
14.7kHz
0
1
0
6
1
14.69984kHz (Note 29)
22.05kHz
0
7
1
1
1
22.04975kHz (Note 29)
32kHz
10
1
0
1
0
48kHz
11
1
0
1
1
29.4kHz
1
14
1
1
0
29.39967kHz (Note 29)
44.1kHz
1
15
1
1
1
(default)
44.0995kHz (Note 29)
Others
Others
N/A
Note 29. In case of PLL3-0 bits = “1001”
Table 5. Setting of Sampling Frequency at PMPLL bit = “1” and Reference Clock=MCKI pin
MS0404-E-02
2007/08
- 22 -
[AK5701]
When PLL reference clock input is EXLRCK or EXBCLK pin, the sampling frequency is selected by FS3 and FS2 bits
(Table 6).
FS3 bit
FS2 bit
Sampling Frequency
Mode
FS1 bit
FS0 bit
Range
0
0
x
x
7.35kHz ≤ fs ≤ 12kHz
0
0
1
x
x
12kHz < fs ≤ 24kHz
1
(default
1
x
x
x
2
24kHz < fs ≤ 48kHz
)
Others
Others
N/A
(x: Don’t acre, N/A: Not available)
Table 6. Setting of Sampling Frequency at PMPLL bit = “1” and Reference=EXLRCK/EXBCLK
■ PLL Unlock State
1) PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
In this mode, LRCK and BCLK pins go to “L” and irregular frequency clock is output from the MCKO pin at MCKO bit
is “1” before the PLL goes to lock state after PMPLL bit = “0” Æ “1”. If MCKO bit is “0”, the MCKO pin changes to “L”
(Table 7).
In DSP Mode 0 and 1, BCLK and LRCK start to output corresponding to Lch data after PLL goes to lock state by setting
PMPLL bit = “0” Æ “1”. When MSBS and BCKP bits are “01” or “10” in DSP Mode 0 and 1, BCLK “H” time of the first
pulse becomes 1/(256fs) shorter than “H” time except for the first pulse.
When sampling frequency is changed, BCLK and LRCK pins do not output irregular frequency clocks but go to “L” by
setting PMPLL bit to “0”.
PLL State
After that PMPLL bit “0” Æ “1”
PLL Unlock (except above case)
PLL Lock
MCKO pin
MCKO bit = “0”
MCKO bit = “1”
“L” Output
Invalid
“L” Output
Invalid
“L” Output
See Table 9
BCLK pin
LRCK pin
“L” Output
Invalid
“L” Output
Invalid
1fs Output
(Note 30)
See Table 10
Note 30. LRCK becomes 2fs at DSP Mode 1.
Table 7. Clock Operation at PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
2) PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
In this mode, an invalid clock is output from the MCKO pin before the PLL goes to lock state after PMPLL bit = “0” Æ
“1”. After that, the clock selected by Table 9 is output from the MCKO pin when PLL is locked. ADC and DAC output
invalid data when the PLL is unlocked. For DAC, the output signal should be muted by writing “0” to DACL, DACH and
DACS bits.
MCKO pin
MCKO bit = “0” MCKO bit = “1”
After that PMPLL bit “0” Æ “1”
“L” Output
Invalid
PLL Unlock (except above case)
“L” Output
Invalid
PLL Lock
“L” Output
See Table 9
Table 8. Clock Operation at PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
PLL State
MS0404-E-02
2007/08
- 23 -
[AK5701]
■ PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
When an external clock (11.2896MHz, 12MHz, 12.288MHz, 13MHz, 13.5MHz, 19.2MHz, 24MHz, 26MHz or 27MHz)
is input to MCKI pin, the MCKO, BCLK and LRCK clocks are generated by an internal PLL circuit. The MCKO output
frequency is selected by PS1-0 bits (Table 9) and the output is enabled by MCKO bit. The BCLK output frequency is
selected among 32fs or 64fs, by BCKO1-0 bits (Table 10).
11.2896MHz, 12MHz, 12.288MHz, 13MHz
13.5MHz, 19.2MHz, 24MHz, 26MHz, 27MHz
DSP or μP
AK5701
MCKI
MCKO
BCLK
LRCK
256fs/128fs/64fs/32fs
32fs, 64fs
1fs
MCLK
BCLK
LRCK
SDTI
SDTO
Figure 19. PLL Master Mode
Mode
PS1 bit
PS0 bit
MCKO pin
0
0
0
256fs
(default)
1
0
1
128fs
2
1
0
64fs
3
1
1
32fs
Table 9. MCKO Output Frequency (PLL Mode, MCKO bit = “1”)
BCLK Output
Frequency
0
0
N/A
0
1
32fs
(default)
1
0
64fs
1
1
N/A
Table 10. BCLK Output Frequency at Master Mode (N/A: Not available)
BCKO1 bit
BCKO0 bit
MS0404-E-02
2007/08
- 24 -
[AK5701]
■ PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
A reference clock of PLL is selected among the input clocks to the MCKI, EXBCLK or EXLRCK pin. The required clock
to the AK5701 is generated by an internal PLL circuit. Input frequency is selected by PLL3-0 bits (Table 4).
a) PLL reference clock: MCKI pin
EXBCLK and EXLRCK inputs should be synchronized with MCKO output. The phase between MCKO and EXLRCK is
not important. The MCKO pin outputs the frequency selected by PS1-0 bits (Table 9) and the output is enabled by MCKO
bit. Sampling frequency can be selected by FS3-0 bits (Table 5).
11.2896MHz, 12MHz, 12.288MHz, 13MHz
13.5MHz, 19.2MHz, 24MHz, 26MHz, 27MHz
AK5701
DSP or μP
MCKI
MCKO
EXBCLK
EXLRCK
256fs/128fs/64fs/32fs
≥ 32fs
1fs
MCLK
BCLK
LRCK
SDTI
SDTO
Figure 20. PLL Slave Mode 1 (PLL Reference Clock: MCKI pin)
The external clocks (MCKI, EXBCLK and EXLRCK) should always be present whenever the ADC is in operation
(PMADL bit = “1” or PMADR bit = “1”). If these clocks are not provided, the AK5701 may draw excess current and it is
not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present,
the ADC should be in the power-down mode (PMADL=PMADR bits = “0”).
b) PLL reference clock: EXBCLK or EXLRCK pin
Sampling frequency corresponds to 7.35kHz to 48kHz by changing FS3-0 bits (Table 6).
AK5701
DSP or μP
MCKI
EXBCLK
EXLRCK
32fs, 64fs
1fs
BCLK
LRCK
SDTI
SDTO
Figure 21. PLL Slave Mode 2 (PLL Reference Clock: EXLRCK or EXBCLK pin)
MS0404-E-02
2007/08
- 25 -
[AK5701]
■ EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”)
When PMPLL bit is “0”, the AK5701 becomes EXT mode. Master clock is input from the MCKI pin, the internal PLL
circuit is not operated. This mode is compatible with I/F of the normal audio CODEC. The clocks required to operate are
MCKI (256fs, 512fs or 1024fs), EXLRCK (fs) and EXBCLK (≥32fs). The master clock (MCKI) should be synchronized
with EXLRCK. The phase between these clocks is not important. The input frequency of MCKI is selected by FS1-0 bits
(Table 11).
MCKI Input
Sampling Frequency
Frequency
Range
x
0
0
0
256fs
7.35kHz ∼ 48kHz
x
0
1
1024fs
1
7.35kHz ∼ 13kHz
x
1
0
512fs
2
7.35kHz ∼ 26kHz
x
1
1
256fs
(default)
3
7.35kHz ∼ 48kHz
Table 11. MCKI Frequency at EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”) (x: Don’t care)
Mode
FS3-2 bits
FS1 bit
FS0 bit
The external clocks (MCKI, EXBCLK and EXLRCK) should always be present whenever the ADC is in operation
(PMADL bit = “1” or PMADR bit = “1”). If these clocks are not provided, the AK5701 may draw excess current and it is
not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present,
the ADC should be in the power-down mode (PMADL=PMADR bits = “0”).
AK5701
DSP or μP
MCKO
256fs, 512fs or 1024fs
MCKI
MCLK
EXBCLK
EXLRCK
≥ 32fs
1fs
BCLK
LRCK
SDTI
SDTO
Figure 22. EXT Slave Mode
MS0404-E-02
2007/08
- 26 -
[AK5701]
■ EXT Master Mode (PMPLL bit = “0”, M/S bit = “1”, TE3-0 bits = “0101”, TMASTER bit = “1”)
The AK5701 becomes EXT Master Mode by setting as Figure 49. Master clock is input from the MCKI pin, the internal
PLL circuit is not operated. The clock required to operate is MCKI (256fs, 512fs or 1024fs). The input frequency of
MCKI is selected by FS1-0 bits (Table 12).
MCKI Input
Sampling Frequency
Frequency
Range
0
0
256fs
7.35kHz ∼ 48kHz
0
1
1024fs
7.35kHz ∼ 13kHz
1
0
512fs
7.35kHz ∼ 26kHz
1
1
256fs
7.35kHz ∼ 48kHz
Table 12. MCKI Frequency at EXT Master Mode (x: Don’t care)
Mode
FS3-2 bits
0
1
2
3
x
x
x
x
FS1 bit
FS0 bit
(default)
MCKI should always be present whenever the ADC is in operation (PMADL bit = “1” or PMADR bit = “1”). If MCKI is
not provided, the AK5701 may draw excess current and it is not possible to operate properly because utilizes dynamic
refreshed logic internally. If MCKI is not present, the ADC should be in the power-down mode (PMADL=PMADR bits
= “0”).
AK5701
DSP or μP
MCKO
256fs, 512fs or 1024fs
MCKI
BCLK
MCLK
32fs or 64fs
1fs
LRCK
BCLK
LRCK
SDTI
SDTO
Figure 23. EXT Master Mode
BCLK Output
Frequency
0
0
N/A
0
1
32fs
(default)
1
0
64fs
1
1
N/A
Table 13. BCLK Output Frequency at Master Mode (N/A: Not available)
BCKO1 bit
BCKO0 bit
MS0404-E-02
2007/08
- 27 -
[AK5701]
■ Bypass Mode
When THR bit = “1”, M/S bit = “0”, PMADL bit = “0” and PMADR bit = “0”, input clocks and data of EXLRCK,
EXBCLK and EXSDTI pins are bypassed to LRCK, BCLK and SDTO pins, respectively.
When THR bit = “1”, M/S bit = “0” and PMADL bit = “1” or PMADR bit = “1”, input clocks of EXLRCK and EXBCLK
pins are bypassed to LRCK and BCLK pins, and ADC data is output from the SDTO pin.
THR bit
M/S bit
0
0
PMADL bit
PMADR bit
BCLK/LRCK
SDTO
Mode
00
L
L
Power down
Figure
(default
)
01/10/11
L
ADC data
Slave mode
00
Output
L
Power down
01/10/11
Output
ADC data
Master mode
00
EXBCLK/EXLRCK
EXSDTI
Bypass mode
01/10/11
EXBCLK/EXLRCK ADC data Slave & Bypass
00
N/A
N/A
N/A
01/10/11
Output
ADC data
Master mode
Table 14. Bypass Mode Select (N/A: Not available)
1
0
1
1
DSP or μP
DSP or μP
AK5701
≥ 32fs
BCLK
LRCK
Figure 24
Figure 25
1fs
SDTI
≥ 32fs
BCLK
EXBCLK
LRCK
EXLRCK
SDTO
EXSDTI
BCLK
1fs
LRCK
SDTO
Figure 24. Bypass Mode
DSP or μP
≥ 32fs
BCLK
LRCK
SDTI
DSP or μP
AK5701
1fs
≥ 32fs
BCLK
EXBCLK
LRCK
EXLRCK
SDTO
LIN/RIN
BCLK
1fs
LRCK
Analog In
Figure 25. Slave & Bypass Mode
MS0404-E-02
2007/08
- 28 -
[AK5701]
■ Audio Interface Format
Fore types of data format are available and are selected by setting the DIF1-0 bits (Table 15). In all modes, the serial data
is MSB first, 2’s complement format. Audio interface formats can be used in both master and slave modes, but DSP Mode
1 supports PLL Master Mode only. LRCK, BCLK and SDTO pins are used in master mode. EXLRCK, EXBCLK and
SDTO pins are used in slave mode. In modes 2 and 3, the SDTO is clocked out on the falling edge (“↓”) of
BCLK/EXBCLK.
Mode
0
1
2
3
DIF1 bit
0
0
1
1
DIF0 bit
0
1
0
1
SDTO
BCLK, EXBCLK
DSP Mode 0
32fs
DSP Mode 1
≥ 32fs
MSB justified
≥ 32fs
I2S compatible
≥ 32fs
Table 15. Audio Interface Format
Figure
See Table 16
Figure 34
Figure 35
(default)
In Modes 0 and 1 (DSP mode 0 and 1), the audio I/F timing is changed by BCKP and MSBS bits.
When BCKP bit is “0”, SDTO data is output by rising edge (“↑”) of BCLK/EXBCLK.
When BCKP bit is “1”, SDTO data is output by falling edge (“↓”) of BCLK/EXBCLK.
MSB data position of SDTO can be shifted by MSBS bit. The shifted period is a half of BCLK/EXBCLK.
DIF1
0
0
DIF0
MSBS
BCKP
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
0
1
Audio Interface Format
MSB of SDTO is output by the rising edge (“↑”) of the first
BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK (Figure
26).
MSB of SDTO is output by the falling edge (“↓”) of the first
BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK (Figure
27).
MSB of SDTO is output by next rising edge (“↑”) of the falling edge (“↓”)
of the first BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK
(Figure 28).
MSB of SDTO is output by next falling edge (“↓”) of the rising edge (“↑”)
of the first BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK
(Figure 29).
MSB of SDTO is output by the rising edge (“↑”) of the first
BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK (Figure
30).
MSB of SDTO is output by the falling edge (“↓”) of the first
BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK (Figure
31).
MSB of SDTO is output by next rising edge (“↑”) of the falling edge (“↓”)
of the first BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK
(Figure 32).
MSB of SDTO is output by next falling edge (“↓”) of the rising edge (“↑”)
of the first BCLK/EXBCLK after the rising edge (“↑”) of LRCK/EXLRCK (default)
(Figure 33).
Table 16. Audio Interface Format in Mode 0, 1
If 16-bit data that ADC outputs is converted to 8-bit data by removing LSB 8-bit, “−1” at 16bit data is converted to “−1”
at 8-bit data. And when the DAC playbacks this 8-bit data, “−1” at 8-bit data will be converted to “−256” at 16-bit data
and this is a large offset. This offset can be removed by adding the offset of “128” to 16-bit data before converting to 8-bit
data.
MS0404-E-02
2007/08
- 29 -
[AK5701]
EXLRCK
LRCK
15
0
EXBCLK(32fs)
BCLK(32fs)
1
8
2
14
15
16
18
29
30
31
0
Rch
Lch
SDTO(o)
17
15 14
8
2
1
0
1
8
2
14
15
16
2
1
0
18
13
30
31
Rch
Lch
15 14
17
15 14
8
2
1
0
2
15 14
1
0
1/fs
1/fs
15:MSB, 0:LSB
Figure 26. Mode 0 Timing (BCKP = “0”, MSBS = “0”, M/S = “0” or “1”)
EXLRCK
LRCK
15
0
EXBCLK(32fs)
BCLK(32fs)
1
8
2
14
15
16
Lch
SDTO(o)
15 14
8
2
17
29
30
31
0
1
Lch
15 14
15 14
2
1
0
8
2
Rch
0
1
18
14
15
16
17
18
13
30
31
Rch
8
2
0
1
15 14
2
1
0
1/fs
1/fs
15:MSB, 0:LSB
Figure 27. Mode 0 Timing (BCKP = “1”, MSBS = “0”, M/S = “0” or “1”)
EXLRCK
LRCK
15
0
EXBCLK(32fs)
BCLK(32fs)
1
8
2
14
15
16
18
29
30
31
0
Rch
Lch
SDTO(o)
17
15 14
8
2
1
8
2
14
15
16
1
0
17
18
13
30
31
Rch
Lch
2
15 14
0
1
15 14
8
2
1
0
2
15 14
1
0
1/fs
1/fs
15:MSB, 0:LSB
Figure 28. Mode 0 Timing (BCKP = “0”, MSBS = “1”, M/S = “0” or “1”)
EXLRCK
LRCK
15
EXBCLK(32fs)
BCLK(32fs)
SDTO(o)
0
1
8
2
14
15
16
18
29
30
31
0
Rch
Lch
15 14
17
8
2
1
0
15 14
1
8
2
14
15
16
1
1/fs
0
15 14
18
13
30
31
Rch
Lch
2
17
8
2
1
0
15 14
2
1
0
1/fs
15:MSB, 0:LSB
Figure 29. Mode 0 Timing (BCKP = “1”, MSBS = “1”, M/S = “0” or “1”)
MS0404-E-02
2007/08
- 30 -
[AK5701]
LRCK
15
0
1
8
2
8
9
10
11
12
13
14
15
0
1
8
2
8
9
10
11
12
13
14
15
0
BCLK(32fs)
Lch
SDTO(o)
0
15
Rch
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
17
3
18
2
29
0
1
30
31
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
3
2
0
1
17
18
13
30
31
11
12
13
14
15
BCLK(64fs)
Lch
SDTO(o)
Rch
15 14
8
2
0
1
15 14
8
2
0
1
1/fs
15:MSB, 0:LSB
Figure 30. Mode 1 Timing (BCKP = “0”, MSBS = “0”, M/S = “1”)
LRCK
15
0
1
8
2
8
9
10
11
12
13
14
15
0
1
8
2
8
9
10
0
BCLK(32fs)
Lch
SDTO(o)
0
15
Rch
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
17
3
18
2
29
0
1
30
31
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
3
2
0
1
17
18
13
30
31
11
12
13
14
15
BCLK(64fs)
Lch
SDTO(o)
Rch
15 14
8
2
0
1
15 14
8
2
0
1
1/fs
15:MSB, 0:LSB
Figure 31. Mode 1 Timing (BCKP = “1”, MSBS = “0”, M/S = “1”)
LRCK
15
0
1
8
2
8
9
10
11
12
13
14
15
0
1
8
2
8
9
10
0
BCLK(32fs)
Lch
SDTO(o)
0
15
Rch
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
17
3
18
2
29
0
1
30
31
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
3
2
0
1
17
18
13
30
31
11
12
13
14
15
BCLK(64fs)
Lch
SDTO(o)
Rch
15 14
8
2
0
1
15 14
8
2
0
1
1/fs
15:MSB, 0:LSB
Figure 32. Mode 1 Timing (BCKP = “0”, MSBS = “1”, M/S = “1”)
LRCK
15
0
1
8
2
8
9
10
11
12
13
14
15
0
1
8
2
8
9
10
0
BCLK(32fs)
Lch
SDTO(o)
0
15
Rch
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
17
3
18
2
29
0
1
30
31
15 14
0
1
8
8
8
2
6
7
14
15
5
16
4
17
3
18
2
13
0
1
30
31
BCLK(64fs)
Lch
SDTO(o)
15 14
Rch
8
2
1
0
15 14
8
2
1
0
1/fs
15:MSB, 0:LSB
Figure 33. Mode 1 Timing (BCKP = “1”, MSBS = “1”, M/S = “1”)
MS0404-E-02
2007/08
- 31 -
[AK5701]
EXLRCK
LRCK
0
1
2
8
3
9
10
11
12
13
14
15
0
1
2
8
3
9
10
11
12
13
14
15
0
1
EXBCLK(32fs)
BCLK(32fs)
15 14 13
SDTO(o)
0
1
2
8
7
3
6
14
5
15
4
16
3
17
2
1
18
0
31
15 14 13
0
1
2
8
7
3
6
14
5
15
4
16
3
17
2
1
18
0
31
15
0
1
EXBCLK(64fs)
BCLK(64fs)
15 14 13
SDTO(o)
13 2
1
0
15 14 13
2
1
1
0
15
15:MSB, 0:LSB
Lch Data
Rch Data
Figure 34. Mode 2 Timing (MSB justified, M/S = “0” or “1”)
EXLRCK
LRCK
0
1
2
4
3
9
10
11
12
13
14
15
0
1
2
3
4
9
10
11
12
13
14
15
0
1
EXBCLK(32fs)
BCLK(32fs)
0
SDTO(o)
0
15
1
14 13
2
3
4
7
7
14
6
15
5
16
4
17
3
18
2
1
31
0
0
15 14 13
1
2
3
7
4
7
14
6
15
5
16
4
17
3
18
2
1
31
0
0
1
EXBCLK(64fs)
BCLK(64fs)
15 14 13
SDTO(o)
2
1
0
15 14 13
2
2
1
0
15:MSB, 0:LSB
Rch Data
Lch Data
Figure 35. Mode 3 Timing (I2S, M/S = “0” or “1”)
■ Mono/Stereo Selection
PMADL, PMADR and MIX bits select mono or stereo mode of ADC output data. ALC operation (ALC bit = “1”) or
digital volume operation (ALC bit = “0”) is applied to the data in Table 17.
PMADL bit
0
0
1
PMADR bit
0
1
0
MIX bit
ADC Lch data
ADC Rch data
x
All “0”
All “0”
x
Rch Input Signal
Rch Input Signal
x
Lch Input Signal
Lch Input Signal
0
Lch Input Signal
Rch Input Signal
1
(L+R)/2
(L+R)/2
Table 17. Mono/Stereo Selection (x: Don’t care)
1
1
MS0404-E-02
(default)
2007/08
- 32 -
[AK5701]
■ Digital High Pass Filter
The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is selected by HPF1-0
bits (Table 18) and scales with sampling rate (fs). The default value is 3.4Hz (@fs=44.1kHz).
HPF1 bit
0
0
1
1
fc
fs=44.1kHz
fs=22.05kHz
fs=11.025kHz
0
3.4Hz
1.7Hz
0.85Hz
1
6.8Hz
3.4Hz
1.7Hz
0
13.6Hz
6.8Hz
3.4Hz
1
N/A
N/A
N/A
Table 18. Digital HPF Cut-off Frequency (N/A: Not available)
HPF0 bit
(default)
■ MIC/LINE Input Selector
The AK5701 has input selector. When MDIF1 and MDIF2 bits are “0”, INL and INR bits select LIN1/LIN2 and
RIN1/RIN2, respectively. When MDIF1 and MDIF2 bits are “1”, LIN1, RIN1, LIN2 and RIN2 pins become LIN+, LIN−,
RIN− and RIN+ pins respectively. In this case, full-differential input is available (Figure 37).
MDIF1 bit
MDIF2 bit
0
0
1
1
0
1
INL bit
INR bit
Lch
0
LIN1
0
1
LIN1
0
LIN2
1
1
LIN2
0
x
LIN1
1
x
N/A
0
N/A
x
1
LIN+/−
x
x
LIN+/−
Table 19. MIC/Line In Path Select (N/A: Not available)
Rch
RIN1
RIN2
RIN1
RIN2
RIN+/−
N/A
N/A
RIN2
RIN+/−
(default)
AK5701
LIN1/LIN+ pin
INL bit
ADC Lch
RIN1/ LIN− pin
MDIF1 bit
INR bit
RIN2/ RIN+ pin
ADC Rch
LIN2/ RIN− pin
MDIF2 bit
Figure 36. Mic/Line Input Selector
MS0404-E-02
2007/08
- 33 -
[AK5701]
AK5701
MPWR pin
1k
MIC-Amp
IN1− pin
IN1+ pin
1k
Figure 37. Connection Example for Full-differential Mic Input (MDIF1/2 bits = “1”)
■ MIC Gain Amplifier
The AK5701 has a gain amplifier for microphone input. The gain of MIC-Amp is selected by the MGAIN1-0 bits (Table
20). The typical input impedance is 60kΩ(typ)@MGAIN1-0 bits = “00” or 30kΩ(typ)@MGAIN1-0 bits = “01” or “10”.
MGAIN1 bit MGAIN0 bit
Input Gain
0
0
0dB
0
1
+15dB
(default)
1
0
+30dB
1
1
N/A
Table 20. Mic Input Gain (N/A: Not available)
■ MIC Power
When PMMP bit = “1”, the MPWR pin supplies power for the microphone. This output voltage is typically 0.75 x AVDD
and the load resistance is minimum 0.5kΩ. In case of using two sets of stereo mic, the load resistance is minimum 2kΩ for
each channel. Any capacitor must not be connected directly to the MPWR pin (Figure 38).
PMMP bit
MPWR pin
0
Hi-Z
1
Output
Table 21. MIC Power
(default)
MIC Power
≥ 2kΩ
≥ 2kΩ
≥ 2kΩ
≥ 2kΩ
MPWR pin
Microphone
LIN1 pin
Microphone
RIN1 pin
Microphone
LIN2 pin
Microphone
RIN2 pin
Figure 38. MIC Block Circuit
MS0404-E-02
2007/08
- 34 -
[AK5701]
■ ALC Operation
The ALC (Automatic Level Control) is done by ALC block when ALC bit is “1”.
1.
ALC Limiter Operation
During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level (Table 22), the IVL
and IVR values (same value) are attenuated automatically by the amount defined by the ALC limiter ATT step (Table 23).
When ZELMN bit = “0” (zero cross detection is enabled), the IVL and IVR values are changed by ALC limiter operation
at the individual zero crossing points of Lch and Rch or at the zero crossing timeout. ZTM1-0 bits set the zero crossing
timeout period of both ALC limiter and recovery operation (Table 24).
When ZELMN bit = “1” (zero cross detection is disabled), IVL and IVR values are immediately (period: 1/fs) changed by
ALC limiter operation. Attenuation step is fixed to 1 step regardless of the setting of LMAT1-0 bits.
The attenuation operation is executed continuously until the input signal level becomes ALC limiter detection level
(Table 22) or less. After completing the attenuation operation, unless ALC bit is changed to “0”, the operation repeats
when the input signal level exceeds LMTH1-0 bits.
LMTH1
0
0
1
1
LMTH0 ALC Limier Detection Level ALC Recovery Waiting Counter Reset Level
0
ALC Output ≥ −2.5dBFS
−2.5dBFS > ALC Output ≥ −4.1dBFS
1
ALC Output ≥ −4.1dBFS
−4.1dBFS > ALC Output ≥ −6.0dBFS
0
ALC Output ≥ −6.0dBFS
−6.0dBFS > ALC Output ≥ −8.5dBFS
1
ALC Output ≥ −8.5dBFS
−8.5dBFS > ALC Output ≥ −12dBFS
Table 22. ALC Limiter Detection Level / Recovery Counter Reset Level
ZELMN
0
1
ZTM1
ZTM0
0
0
1
1
0
1
0
1
LMAT1
0
0
1
1
x
LMAT0
ALC Limiter ATT Step
0
1 step
0.375dB
1
2 step
0.750dB
0
4 step
1.500dB
1
8 step
3.000dB
x
1step
0.375dB
Table 23. ALC Limiter ATT Step
(default)
Zero Crossing Timeout Period
8kHz
16kHz
44.1kHz
128/fs
16ms
8ms
2.9ms
256/fs
32ms
16ms
5.8ms
512/fs
64ms
32ms
11.6ms
1024/fs
128ms
64ms
23.2ms
Table 24. ALC Zero Crossing Timeout Period
MS0404-E-02
(default)
(default)
2007/08
- 35 -
[AK5701]
2.
ALC Recovery Operation
The ALC recovery operation waits for the WTM1-0 bits (Table 25) to be set after completing the ALC limiter operation.
If the input signal does not exceed “ALC recovery waiting counter reset level” (Table 22) during the wait time, the ALC
recovery operation is executed. The IVL and IVR values are automatically incremented by RGAIN1-0 bits (Table 26) up
to the set reference level (Table 27) with zero crossing detection which is timeout period set by ZTM1-0 bits (Table 24).
Then the IVL and IVR are set to the same value for both channels. The ALC recovery operation is executed at a period set
by WTM1-0 bits. If ZTM1-0 is longer than WTM1-0 and no zero crossing occurs, the ALC recovery operation is
executed at a period set by ZTM1-0 bits.
For example, when the current IVOL value is 30H and RGAIN1-0 bits are set to “01”, IVOL is changed to 32H by the
auto limiter operation and then the input signal level is gained by 0.75dB (=0.375dB x 2). When the IVOL value exceeds
the reference level (REF7-0), the IVOL values are not increased.
When
“ALC recovery waiting counter reset level (LMTH1-0) ≤ Output Signal < ALC limiter detection level (LMTH1-0)”
during the ALC recovery operation, the waiting timer of ALC recovery operation is reset. When
“ALC recovery waiting counter reset level (LMTH1-0) > Output Signal”,
the waiting timer of ALC recovery operation starts.
The ALC operation corresponds to the impulse noise. When the impulse noise is input, the ALC recovery operation
becomes faster than a normal recovery operation. When large noise is input to microphone instantaneously, the quality of
small level in the large noise can be improved by this fast recovery operation.
WTM1
WTM0
0
0
1
1
0
1
0
1
ALC Recovery Operation Waiting Period
8kHz
16kHz
44.1kHz
128/fs
16ms
8ms
2.9ms
256/fs
32ms
16ms
5.8ms
512/fs
64ms
32ms
11.6ms
1024/fs
128ms
64ms
23.2ms
Table 25. ALC Recovery Operation Waiting Period
RGAIN1
0
0
1
1
RGAIN0
GAIN STEP
0
1 step
0.375dB
1
2 step
0.750dB
0
3 step
1.125dB
1
4 step
1.500dB
Table 26. ALC Recovery GAIN Step
(default)
(default)
REF7-0
GAIN(dB)
Step
F1H
+36.0
F0H
+35.625
EFH
+35.25
:
:
E2H
+30.375
0.375dB
E1H
+30.0
(default)
E0H
+29.625
:
:
03H
−53.25
02H
−53.625
01H
−54.0
00H
MUTE
Table 27. Reference Level at ALC Recovery operation
MS0404-E-02
2007/08
- 36 -
[AK5701]
3.
Example of ALC Operation
Table 28 shows the examples of the ALC setting for mic recording.
Register Name
Comment
LMTH
ZELMN
ZTM1-0
Limiter detection Level
Limiter zero crossing detection
Zero crossing timeout period
Recovery waiting period
*WTM1-0 bits should be the same data
as ZTM1-0 bits
Maximum gain at recovery operation
WTM1-0
REF7-0
IVL7-0,
IVR7-0
LMAT1-0
RGAIN1-0
ALC
Data
01
0
00
Data
01
0
10
fs=44.1kHz
Operation
−4.1dBFS
Enable
11.6ms
00
16ms
10
11.6ms
E1H
+30dB
E1H
+30dB
91H
0dB
91H
0dB
00
00
1
1 step
1 step
Enable
Gain of IVOL
Limiter ATT step
Recovery GAIN step
ALC enable
fs=8kHz
Operation
−4.1dBFS
Enable
16ms
00
1 step
00
1 step
1
Enable
Table 28. Example of the ALC setting
The following registers should not be changed during the ALC operation. These bits should be changed after the ALC
operation is finished by ALC bit = “0” or PMADL=PMADR bits = “0”.
• LMTH, LMAT1-0, WTM1-0, ZTM1-0, RGAIN1-0, REF7-0, ZELMN
Example:
Limiter = Zero crossing Enable
Recovery Cycle = [email protected]
Limiter and Recovery Step = 1
Maximum Gain = +30.0dB
Limiter Detection Level = −4.1dBFS
Manual Mode
WR (IVL/R7-0)
ALC bit = “1”
* The value of IVOL should be
(1) Addr=18H&19H, Data=91H
the same or smaller than REF’s
WR (ZTM1-0, WTM1-0)
(2) Addr=1AH, Data=00H
WR (REF7-0)
(3) Addr=1BH, Data=E1H
WR (LMAT1-0, RGAIN1-0, ZELMN, LMTH1-0; ALC= “1”)
(4) Addr=1CH, Data=81H
ALC Operation
Note : WR : Write
Figure 39. Registers set-up sequence at ALC operation
MS0404-E-02
2007/08
- 37 -
[AK5701]
■ Input Digital Volume (Manual Mode)
The input digital volume becomes a manual mode when ALC bit is “0”. This mode is used in the case shown below.
1.
2.
3.
After exiting reset state, set-up the registers for the ALC operation (ZTM1-0, LMTH and etc)
When the registers for the ALC operation (Limiter period, Recovery period and etc) are changed.
For example; when the change of the sampling frequency.
When IVOL is used as a manual volume.
IVL7-0 and IVR7-0 bits set the gain of the volume control (Table 29). The IVOL value is changed at zero crossing or
timeout. Zero crossing timeout period is set by ZTM1-0 bits.
If IVL7-0 or IVR7-0 bits are written during PMADL=PMADR bits = “0”, IVOL operation starts with the written values
at the end of the ADC initialization cycle after PMADL or PMADR bit is changed to “1”.
IVL7-0
IVR7-0
F1H
F0H
EFH
:
92H
91H
90H
:
03H
02H
01H
00H
GAIN (dB)
Step
+36.0
+35.625
+35.25
:
+0.375
0.375dB
0.0
−0.375
:
−53.25
−53.625
−54
MUTE
Table 29. Input Digital Volume Setting
MS0404-E-02
(default)
2007/08
- 38 -
[AK5701]
When writing to the IVL7-0 and IVR7-0 bits continuouslly, the control register should be written in an interval more than
zero crossing timeout. If not, IVL and IVR are not changed since zero crossing counter is reset at every write operation. If
the same register value as the previous write operation is written to IVL and IVR, this write operation is ignored and zero
crossing counter is not reset. Therefore, IVL and IVR can be written in an interval less than zero crossing timeout.
ALC bit
ALC Status
Disable
Enable
Disable
IVL7-0 bits
E1H(+30dB)
IVR7-0 bits
C6H(+20dB)
Internal IVL
E1H(+30dB)
Internal IVR
C6H(+20dB)
E1(+30dB) --> F1(+36dB)
(1)
E1(+30dB)
(2)
E1(+30dB) --> F1(+36dB)
C6H(+20dB)
Figure 40. IVOL value during ALC operation
(1) The IVL value becomes the start value if the IVL and IVR are different when the ALC starts. The wait time from
ALC bit = “1” to ALC operation start by IVL7-0 bits is at most recovery time (WTM1-0 bits) plus zerocross timeout
period (ZTM1-0 bits).
(2) Writing to IVL and IVR registers (18H and 19H) is ignored during ALC operation. After ALC is disabled, the IVOL
changes to the last written data by zero crossing or timeout. When ALC is enabled again, ALC bit should be set to “1”
by an interval more than zero crossing timeout period after ALC bit = “0”.
■ System Reset
When power-up, the AK5701 should be reset by bringing the PDN pin = “L”. This ensures that all internal registers reset
to their initial values.
The ADC enters an initialization cycle that starts when the PMADL or PMADR bit is changed from “0” to “1”. The
initialization cycle time is [email protected]=44.1kHz when HPF1-0 bits are “00” (Table 30). During the initialization
cycle, the ADC digital data outputs of both channels are forced to a 2’s compliment, “0”. The ADC output reflects the
analog input signal after the initialization cycle is complete.
Init Cycle
fs=44.1kHz
fs=22.05kHz
70.0ms
140.0ms
HPF1 bit
HPF0 bit
0
0
3088/fs
0
1
1552/fs
35.2ms
1
0
784/fs
17.8ms
1
1
Cycle
(Recommendation)
70.4ms
(Recommendation)
35.6ms
N/A
N/A
N/A
Table 30. ADC Initialization Cycle (N/A: Not available)
MS0404-E-02
fs=11.025kHz
280.1ms
(default
)
140.8ms
71.1ms
(Recommendation)
N/A
2007/08
- 39 -
[AK5701]
■ Serial Control Interface
Internal registers may be written by using the 3-wire µP interface pins (CSN, CCLK and CDTI). The CSP pin selects the
polarity of the CSN pin and chip address.
1) CSP pin = “L”
The data on this interface consists of a 2-bit Chip address (Fixed to “10”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN falling edge(“↓”). CSN should be set to “H” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
CSN
0
CCLK
CDTI
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
Clock, “H” or “L”
Clock, “H” or “L”
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
“H” or “L”
C1-C0:
R/W:
A4-A0:
D7-D0:
“H” or “L”
Chip Address (C1 = “1”, C0 = CAD0) ; Fixed to “10”
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
Control data
Figure 41. Serial Control I/F Timing (CSP pin = “L”)
2) CSP pin = “H”
The data on this interface consists of a 2-bit Chip address (Fixed to “01”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN rising edge(“↑”). CSN should be set to “L” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
CSN
0
CCLK
CDTI
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
Clock, “H” or “L”
Clock, “H” or “L”
“H” or “L”
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
C1-C0:
R/W:
A4-A0:
D7-D0:
“H” or “L”
Chip Address (C1 = “0”, C0 = CAD1) ; Fixed to “01”
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
Control data
Figure 42. Serial Control I/F Timing (CSP pin = “H”)
MS0404-E-02
2007/08
- 40 -
[AK5701]
■ Register Map
Addr
10H
11H
12H
13H
14H
15H
16H
17H
18H
19H
1AH
1BH
1CH
1DH
1EH
Register Name
Power Management
PLL Control
Signal Select
Mic Gain Control
Audio Format Select
fs Select
Clock Output Select
Volume Control
Lch Input Volume Control
Rch Input Volume Control
Timer Select
ALC Mode Control 1
ALC Mode Control 2
Mode Control 1
Mode Control 2
D7
0
0
0
0
0
HPF1
0
0
IVL7
IVR7
0
REF7
ALC
TE3
0
D6
0
0
0
0
0
HPF0
0
0
IVL6
IVR6
0
REF6
ZELMN
TE2
0
D5
0
PLL3
0
0
1
BCKO1
0
0
IVL5
IVR5
0
REF5
LMAT1
TE1
0
D4
0
PLL2
PMMP
0
MIX
BCKO0
0
0
IVL4
IVR4
0
REF4
LMAT0
TE0
0
D3
0
PLL1
MDIF2
0
MSBS
FS3
THR
0
IVL3
IVR3
ZTM1
REF3
RGAIN1
0
0
D2
PMVCM
PLL0
MDIF1
0
BCKP
FS2
MCKO
0
IVL2
IVR2
ZTM0
REF2
RGAIN0
0
0
D1
PMADR
M/S
INR
D0
PMADL
PMPLL
INL
MGAIN1
MGAIN0
DIF1
FS1
PS1
0
IVL1
IVR1
WTM1
REF1
LMTH1
0
DIF0
FS0
PS0
IVOLC
IVL0
IVR0
WTM0
REF0
LMTH0
0
0
TMASTER
Note 31. PDN pin = “L” resets the registers to their default values.
Note 32. “0” must be sent to the register written as “0” and “1” must be sent to the register written as “1”. For addresses
except for 10H to 1EH, data must not be written.
MS0404-E-02
2007/08
- 41 -
[AK5701]
■ Register Definitions
Addr
10H
Register Name
Power Management
Default
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
0
0
D2
PMVCM
0
D1
PMADR
0
D0
PMADL
0
PMADL: MIC-Amp Lch and ADC Lch Power Management
0: Power down (default)
1: Power up
PMADR: MIC-Amp Rch and ADC Rch Power Management
0: Power down (default)
1: Power up
When the PMADL or PMADR bit is changed from “0” to “1”, the initialization cycle ([email protected]=
44.1kHz, HPF1-0 bits = “00”) starts. After initializing, digital data of the ADC is output.
PMVCM: VCOM Power Management
0: Power down (default)
1: Power up
When any blocks are powered-up, the PMVCM bit must be set to “1”. PMVCM bit can be set to “0” only
when PMADL=PMADR=PMPLL=PMMP=MCKO bits = “0”.
Each block can be powered-down respectively by writing “0” in each bit of this address. When the PDN pin is “L”, all
blocks are powered-down regardless as setting of this address. In this case, register is initialized to the default value.
When PMVCM, PMADL, PMADR, PMPLL and MCKO bits are “0”, all blocks are powered-down. The register
values remain unchanged. Power supply current is 20μA(typ) in this case. For fully shut down (typ. 1μA), the PDN pin
should be “L”.
When the ADC is not used, external clocks may not be present. When ADC is used, external clocks must always be
present.
Addr
11H
Register Name
PLL Control
Default
D7
0
0
D6
0
0
D5
PLL3
1
D4
PLL2
0
D3
PLL1
0
D2
PLL0
1
D1
M/S
0
D0
PMPLL
0
PMPLL: PLL Power Management
0: EXT Mode and Power Down (default)
1: PLL Mode and Power up
M/S: Master / Slave Mode Select
0: Slave Mode (default)
1: Master Mode
PLL3-0: PLL Reference Clock Select (Table 4)
Default: “1001”(MCKI pin=12MHz)
MS0404-E-02
2007/08
- 42 -
[AK5701]
Addr
12H
Register Name
Signal Select
Default
D7
0
0
D6
0
0
D5
0
0
D4
PMMP
0
D3
MDIF2
0
D2
MDIF1
0
D1
INR
0
D0
INL
0
D5
0
0
D4
0
0
D3
0
0
D2
0
0
D1
D0
MGAIN1
MGAIN0
0
1
D4
MIX
0
D3
MSBS
0
D1
DIF1
1
D0
DIF0
1
INL: ADC Lch Input Source Select
0: LIN1 pin (default)
1: LIN2 pin
INR: ADC Rch Input Source Select
0: RIN1 pin (default)
1: RIN2 pin
MDIF1: ADC Lch Input Type Select
0: Single-ended input (LIN1/LIN2 pin: default)
1: Full-differential input (LIN+/LIN− pin)
MDIF2: ADC Rch Input Type Select
0: Single-ended input (RIN1/RIN2 pin: default)
1: Full-differential input (RIN+/RIN− pin)
PMMP: MPWR pin Power Management
0: Power down: Hi-Z (default)
1: Power up
Addr
13H
Register Name
Mic Gain Control
Default
D7
0
0
D6
0
0
MGAIN1-0: MIC-Amp Gain Control (Table 20)
Default: “01”(+15dB)
Addr
14H
Register Name
Audio Format Select
Default
D7
0
0
D6
0
0
D5
1
1
D2
BCKP
0
DIF1-0: Audio Interface Format (Table 15)
Default: “11” (I2S)
BCKP: BCLK/EXBCLK Polarity at DSP Mode (Table 16)
“0”: SDTO is output by the rising edge (“↑”) of BCLK/EXBCLK. (default)
“1”: SDTO is output by the falling edge (“↓”) of BCLK/EXBCLK.
MSBS: LRCK/EXLRCK Polarity at DSP Mode (Table 16)
“0”: The rising edge (“↑”) of LRCK/EXLRCK is half clock of BCLK/EXBCLK before the channel change.
(default)
“1”: The rising edge (“↑”) of LRCK/EXLRCK is one clock of BCLK/EXBCLK before the channel change.
MIX: ADC Output Data Select (Table 17)
“0”: Normal operation (default)
“1”: (L+R)/2
MS0404-E-02
2007/08
- 43 -
[AK5701]
Addr
15H
Register Name
fs Select
Default
D7
HPF1
0
D6
HPF0
0
D5
BCKO1
0
D4
BCKO0
1
D3
FS3
1
D2
FS2
1
D1
FS1
1
D0
FS0
1
FS3-0: Sampling Frequency Select (Table 5 and Table 6) and MCKI Frequency Select (Table 11)
Default: “1111” (44.1kHz)
FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.
BCKO1-0: BCLK Output Frequency Select at Master Mode (Table 10)
Default: “01” (32fs)
HPF1-0: Offset Cancel HPF Cut-off Frequency and ADC Initialization Cycle (Table 18, Table 30)
Default: “00” ([email protected]=44.1kHz, Init Cycle=3088/fs)
Addr
16H
Register Name
Clock Output Select
Default
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
THR
0
D2
MCKO
0
D1
PS1
0
D0
PS0
0
D5
0
0
D4
0
0
D3
0
0
D2
0
0
D1
0
0
D0
IVOLC
1
PS1-0: MCKO Output Frequency Select (Table 9)
Default: “00”(256fs)
MCKO: Master Clock Output Enable
0: Disable: MCKO pin = “L” (default)
1: Enable: Output frequency is selected by PS1-0 bits.
THR: Bypass Mode (Table 14)
0: OFF (default)
1: ON
Addr
17H
Register Name
Volume Control
Default
D7
0
0
D6
0
0
IVOLC: Input Digital Volume Control Mode Select
0: Independent
1: Dependent (default)
When IVOLC bit = “1”, IVL7-0 bits control both Lch and Rch volume level, while register values of IVL7-0
bits are not written to IVR7-0 bits. When IVOLC bit = “0”, IVL7-0 bits control Lch level and IVR7-0 bits
control Rch level, respectively.
Addr
18H
19H
Register Name
Lch Input Volume Control
Rch Input Volume Control
Default
D7
IVL7
IVR7
1
D6
IVL6
IVR6
0
D5
IVL5
IVR5
0
D4
IVL4
IVR4
1
D3
IVL3
IVR3
0
D2
IVL2
IVR2
0
D1
IVL1
IVR1
0
D0
IVL0
IVR0
1
IVL7-0, IVR7-0: Input Digital Volume; 0.375dB step, 242 Level (Table 29)
Default: “91H” (0dB)
MS0404-E-02
2007/08
- 44 -
[AK5701]
Addr
1AH
Register Name
Timer Select
Default
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
ZTM1
0
D2
ZTM0
0
D1
WTM1
0
D0
WTM0
0
D2
REF2
0
D1
REF1
0
D0
REF0
1
D1
LMTH1
0
D0
LMTH0
0
WTM1-0: ALC Recovery Waiting Period (Table 25)
Default: “00” (128/fs)
ZTM1-0: ALC Limiter/Recovery Operation Zero Crossing Timeout Period (Table 24)
Default: “00” (128/fs)
Addr
1BH
Register Name
ALC Mode Control 1
Default
D7
REF7
1
D6
REF6
1
D5
REF5
1
D4
REF4
0
D3
REF3
0
REF7-0: Reference Value at ALC Recovery Operation. 0.375dB step, 242 Level (Table 27)
Default: “E1H” (+30.0dB)
Addr
1CH
Register Name
ALC Mode Control 2
Default
D7
ALC
0
D6
ZELMN
0
D5
LMAT1
0
D4
LMAT0
0
D3
D2
RGAIN1
RGAIN0
0
0
LMTH1-0: ALC Limiter Detection Level / Recovery Counter Reset Level (Table 22)
Default: “00”
RGAIN1-0: ALC Recovery GAIN Step (Table 26)
Default: “00”
LMAT1-0: ALC Limiter ATT Step (Table 23)
Default: “00”
ZELMN: Zero Crossing Detection Enable at ALC Limiter Operation
0: Enable (default)
1: Disable
ALC: ALC Enable
0: ALC Disable (default)
1: ALC Enable
MS0404-E-02
2007/08
- 45 -
[AK5701]
Addr
1DH
Register Name
Mode Control 1
Default
D7
TE3
1
D6
TE2
0
D5
TE1
1
D4
TE0
0
D3
0
0
D2
0
0
D1
0
0
D0
0
0
D1
D0
0
0
TE3-0: EXT Master Mode Enable
When TE3-0 bits is set to “0101”, the write operation to addr=1EH is enabled.
TE3-0 bits should be set to “1010” except for EXT Master Mode.
TE3-0 bits must not be set to the value except for “1010” and “0101”.
Default: “1010”
Addr
1EH
Register Name
Mode Control 2
Default
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
0
0
D2
0
0
TMASTER
0
TMASTER: EXT Master Mode
The write operation to TMASTER bit is enabled when TE3-0 bits = “0101”.
0: Except EXT Master Mode (default)
1: EXT Master Mode
MS0404-E-02
2007/08
- 46 -
[AK5701]
SYSTEM DESIGN
Figure 43 and Figure 44 shows the system connection diagram for the AK5701. The evaluation board [AKD5701]
demonstrates the optimum layout, power supply arrangements and measurement results.
17
16
15
14
CSN
CCLK
CDTI
MCKI
21 LIN2
AK5701
22 RIN1
Top View
MCKO 10
BCLK
DSP
10u 0.1u
10u 0.1u
2.2u
Power Supply
2.4 ∼ 3.6V
6
7
DVSS
LRCK
DVDD
24 VCOC
5
8
4
SDTO
AVDD
23 LIN1
3
9
Rp
Cp
11
CSP
0.1u
0.1 x Cp
(Note)
EXSDTI
AVSS
≤ 1u
20 RIN2
2
≤ 1u
Internal MIC
EXLRCK 12
VCOM
≤ 1u
DSP
19 MPWR
1
≤ 1u
External MIC
EXBCLK 13
18
2.2k
2.2k
2.2k
2.2k
PDN
μP
Power Supply
1.6 ∼ 3.6V
Analog Ground
Digital Ground
Notes:
- AVSS and DVSS of the AK5701 should be distributed separately from the ground of external controllers.
- All digital input pins should not be left floating.
- When the AK5701 is EXT mode (PMPLL bit = “0”), a resistor and capacitor of the VCOC pin is not needed.
- When the AK5701 is PLL mode (PMPLL bit = “1”), a resistor and capacitor of the VCOC pin is shown in Table
4. 0.1 x Cp in parallel with Cp+Rp improves PLL jitter characteristics.
- Mic input AC coupling capacitor should be 1μF or less to start the recording within 100ms.
Figure 43. Typical Connection Diagram (MIC Input)
MS0404-E-02
2007/08
- 47 -
[AK5701]
17
16
15
14
CSN
CCLK
CDTI
MCKI
20 RIN2
EXSDTI
21 LIN2
AK5701
22 RIN1
Top View
11
MCKO 10
Power Supply
2.4 ∼ 3.6V
DVSS
BCLK
5
6
DSP
10u 0.1u
2.2u
10u 0.1u
DVDD
7
AVDD
LRCK
4
24 VCOC
3
8
AVSS
SDTO
2
9
23 LIN1
VCOM
CSP
Rp
Cp
EXBCLK 13
18
EXLRCK 12
0.1u
0.1 x Cp
(Note)
DSP
19 MPWR
1
Line In
PDN
μP
Power Supply
1.6 ∼ 3.6V
Analog Ground
Digital Ground
Notes:
- AVSS and DVSS of the AK5701 should be distributed separately from the ground of external controllers.
- All digital input pins should not be left floating.
- When the AK5701 is EXT mode (PMPLL bit = “0”), a resistor and capacitor of the VCOC pin is not needed.
- When the AK5701 is PLL mode (PMPLL bit = “1”), a resistor and capacitor of the VCOC pin is shown in Table
4. 0.1 x Cp in parallel with Cp+Rp improves PLL jitter characteristics.
Figure 44. Typical Connection Diagram (Line Input)
MS0404-E-02
2007/08
- 48 -
[AK5701]
1. Grounding and Power Supply Decoupling
The AK5701 requires careful attention to power supply and grounding arrangements. AVDD and DVDD are usually
supplied from the system’s analog supply. If AVDD and DVDD are supplied separately, the power-up sequence is not
critical. AVSS and DVSS of the AK5701 should be connected to the analog ground plane. System analog ground and
digital ground should be connected together near to where the supplies are brought onto the printed circuit board.
Decoupling capacitors should be as near to the AK5701 as possible, with the small value ceramic capacitor being the
nearest.
2. Voltage Reference
VCOM is a signal ground of this chip. A 2.2μF electrolytic capacitor in parallel with a 0.1μF ceramic capacitor attached
to the VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from the VCOM pin. All
signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the
AK5701.
3. Analog Inputs
The analog inputs are single-ended or full-differential and input resistance is 60kΩ (typ)@MGAIN1-0 bits = “00”, 30kΩ
(typ)@MGAIN1-0 bits = “01” or “10”. The input signal range scales with 0.6 x AVDD Vpp(typ)@MGAIN 1-0 bits =
“00” centered around the internal common voltage (0.5 x AVDD). Usually the input signal is AC coupled using a
capacitor. The cut-off frequency is fc = 1/(2πRC). The ADC output data format is 2’s complement. The DC offset
including the ADC’s own DC offset is removed by the internal HPF (fc=3.4Hz@ HPF1-0 bits = “00”, fs=44.1kHz). The
AK5701 can accept input voltages from AVSS to AVDD at single-ended.
MS0404-E-02
2007/08
- 49 -
[AK5701]
CONTROL SEQUENCE
■ Clock Set up
When ADC is powered-up, the clocks must be supplied.
1. PLL Master Mode.
Example:
Audio I/F Format: I2S
BCLK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 11.2896MHz
MCKO: Enable
Sampling Frequency: 44.1kHz
Power Supply
(1)
PDN pin
(2)
(3)
PMVCM bit
(Addr:10H, D2)
(1) Power Supply & PDN pin = “L” Æ “H”
(4)
MCKO bit
(Addr:16H, D2)
(2)Addr:11H, Data:12H
Addr:14H, Data:23H
Addr:15H, Data:2FH
PMPLL bit
(Addr:11H, D0)
(5)
MCKI pin
Input
(3)Addr:10H, Data:04H
M/S bit
(Addr:11H, D1)
40msec(max)
(6)
BCLK pin
LRCK pin
Output
(4)Addr:16H, Data:04H
Addr:11H, Data:13H
Output
MCKO, BCLK and LRCK output
40msec(max)
(8)
MCKO pin
(7)
Figure 45. Clock Set Up Sequence (1)
<Example>
(1) After Power Up, PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) DIF1-0, PLL3-0, FS3-0, BCKO1-0 and M/S bits should be set during this period as follows.
(2a) M/S bit = “1” and setting of PLL3-0, FS3-0, BCKO1-0 bits.
(2b) Setting of DIF1-0 bits.
(3) Power UpVCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered-up before the other block operates.
(4) In case of using MCKO output: MCKO bit = “1”
In case of not using MCKO output: MCKO bit = “0”
(5) PLL operation starts after PMPLL bit changes from “0” to “1” and MCKI is supplied from an external source.
PLL lock time is 40ms(max) at MCKI=12MHz (Table 4).
(6) The AK5701 starts to output the LRCK and BCLK clocks after the PLL becomes stable. Then normal operation
starts.
(7) The invalid frequency is output from the MCKO pin during this period if MCKO bit = “1”.
(8) The normal clock is output from the MCKO pin after the PLL is locked if MCKO bit = “1”.
MS0404-E-02
2007/08
- 50 -
[AK5701]
2. PLL Slave Mode (EXLRCK or EXBCLK pin)
Example:
Audio I/F Format : I2S
PLL Reference clock: EXBCLK
EXBCLK frequency: 64fs
Sampling Frequency: 44.1kHz
Power Supply
(1)
PDN pin
(2)
4fs
(1)ofPower Supply & PDN pin = “L” Æ “H”
(3)
PMVCM bit
(Addr:10H, D2)
(2) Addr:11H, Data:0CH
Addr:14H, Data:23H
Addr:15H, Data:2FH
PMPLL bit
(Addr:11H, D0)
EXLRCK pin
EXBCLK pin
Input
(3) Addr:10H, Data:04H
(4)
Internal Clock
(5)
(4) Addr:11H, Data:0DH
Figure 46. Clock Set Up Sequence (2)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) DIF1-0, FS3-0 and PLL3-0 bits should be set during this period.
(3) Power Up VCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered up before the other block operates.
(4) PLL starts after the PMPLL bit changes from “0” to “1” and PLL reference clock (EXLRCK or EXBCLK pin) is
supplied. PLL lock time is 160ms(max) when EXLRCK is a PLL reference clock. PLL lock time is 2ms(max)
when EXBCLK is a PLL reference clock and the external circuit at the VCOC pin is 10k+4.7nF (Table 4).
(5) Normal operation stats after that the PLL is locked.
MS0404-E-02
2007/08
- 51 -
[AK5701]
3. PLL Slave Mode (MCKI pin)
Example:
Audio I/F Format: I2S
BCLK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 11.2896MHz
MCKO: Enable
Sampling Frequency: 44.1kHz
Power Supply
(1) Power Supply & PDN pin = “L” Æ “H”
(1)
PDN pin
(2)
(2)Addr:11H, Data:10H
Addr:14H, Data:23H
Addr:15H, Data:2FH
(3)
PMVCM bit
(Addr:10H, D2)
(4)
MCKO bit
(Addr:16H, D2)
(3)Addr:10H, Data:04H
PMPLL bit
(Addr:11H, D0)
(5)
MCKI pin
(4)Addr:16H, Data:04H
Addr:11H, Data:11H
Input
40msec(max)
(6)
MCKO pin
MCKO output start
Output
(7)
(8)
EXBCLK pin
EXLRCK pin
Input
EXBCLK and EXLRCK input start
Figure 47. Clock Set Up Sequence (3)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) DIF1-0, PLL3-0, FS3-0, BCKO1-0 and M/S bits should be set during this period.
(3) Power Up VCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered up before the other block operates.
(4) Enable MCKO output: MCKO bit = “1”
(5) PLL starts after that the PMPLL bit changes from “0” to “1” and PLL reference clock (MCKI pin) is supplied.
PLL lock time is 40ms(max) at MCKI=12MHz (Table 4).
(6) The normal clock is output from MCKO after PLL is locked.
(7) The invalid frequency is output from MCKO during this period.
(8) EXBCLK and EXLRCK clocks should be synchronized with MCKO clock.
MS0404-E-02
2007/08
- 52 -
[AK5701]
4. EXT Slave Mode
Example:
Audio I/F Format: I2S
Input MCKI frequency: 256fs
Sampling Frequency: 44.1kHz
MCKO: Disable
(1) Power Supply & PDN pin = “L” Æ “H”
Power Supply
(1)
PDN pin
(2)
(2) Addr:11H, Data:00H
Addr:14H, Data:23H
Addr:15H, Data:2FH
(3)
PMVCM bit
(Addr:10H, D2)
(4)
MCKI pin
Input
(3) Addr:10H, Data:04H
(4)
EXLRCK pin
EXBCLK pin
Input
MCKI, EXBCLK and EXLRCK input
Figure 48. Clock Set Up Sequence (4)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) DIF1-0 and FS1-0 bits should be set during this period.
(3) Power Up VCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered up before the other block operates.
(4) Normal operation starts after the MCKI, EXLRCK and EXBCLK are supplied.
MS0404-E-02
2007/08
- 53 -
[AK5701]
5. EXT Master Mode
Power Supply
(1)
Example:
PDN pin
(2)
Audio I/F Format: I2S
BCLK frequency at Master Mode: 64fs
Input Master Clock Select: 256fs
Sampling Frequency: 44.1kHz
(3)
PMVCM bit
(Addr:10H, D2)
MCKI pin
(1) Power Supply & PDN pin = “L” Æ “H”
Input
M/S bit
(Addr:11H, D1)
TE3-0 bits
(Addr:1DH, D7-4)
"1010"
(2)Addr:11H, Data:26H
Addr:14H, Data:23H
Addr:15H, Data:2FH
Addr:1DH, Data:50H
Addr:1EH, Data:02H
BCLK and LRCK output
"0101"
TMASTER bit
(Addr:1EH, D1)
BCLK pin
LRCK pin
Output
(3)Addr:10H, Data:04H
Figure 49. Clock Set Up Sequence (5)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) DIF1-0, FS1-0, BCKO1-0, M/S, TE3-0 and TMASTER bits should be set during this period as follows.
(2a) M/S bit = “1”, setting of FS3-0 and BCKO1-0 bits.
(2b) Setting of DIF1-0 bits.
(2c) TE3-0 bits = “0101”
(2d) TMASTER bit = “1”: BCLK and LRCK start to output.
(3) Power Up VCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered up before the other block operates.
When the clock mode is changed from EXT Master Mode to other modes, the register should be set as Table 1 after PDN
pin = “L” to “H” or TE3-0 bits = “1010”.
MS0404-E-02
2007/08
- 54 -
[AK5701]
6. Slave & Bypass Mode
Example:
Audio I/F Format : I2S
PLL Reference clock: EXBCLK
EXBCLK frequency: 64fs
Sampling Frequency: 44.1kHz
Power Supply
(1)
4fs
(1)ofPower Supply & PDN pin = “L” Æ “H”
PDN pin
(2)
(3)
PMVCM bit
(2) Addr:11H, Data:0CH
Addr:14H, Data:23H
Addr:15H, Data:2FH
Addr:16H, Data:08H
(Addr:10H, D2)
PMPLL bit
(Addr:11H, D0)
EXLRCK pin
EXBCLK pin
Input
(3) Addr:10H, Data:04H
(4)
Internal Clock
(5)
(4) Addr:11H, Data:0DH
Figure 50. Clock Set Up Sequence (6)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) THR bit should be set to “1” and DIF1-0, FS3-0 and PLL3-0 bits should be set during this period.
(3) Power Up VCOM: PMVCM bit = “0” Æ “1”
VCOM should first be powered up before the other block operates.
(4) PLL starts after the PMPLL bit changes from “0” to “1” and PLL reference clock (EXLRCK or EXBCLK pin)
is supplied. PLL lock time is 160ms(max) when EXLRCK is a PLL reference clock. PLL lock time is 2ms(max)
when EXBCLK is a PLL reference clock and the external circuit at VCOC pin is 10k+4.7nF (Table 4).
(5) Normal operation stats after that the PLL is locked.
MS0404-E-02
2007/08
- 55 -
[AK5701]
7. Bypass Mode
Power Supply
(1)
(1) Power Supply & PDN pin = “L” Æ “H”
PDN pin
(2)
THR bit
(2) Addr:16H, Data:08H
(Addr:16H, D3)
EXLRCK pin
EXBCLK pin
EXSDTI pin
(3)
Input
MCKI, EXBCLK and EXLRCK input
Figure 51. Clock Set Up Sequence (7)
<Example>
(1) After Power Up: PDN pin “L” Æ “H”
“L” time of 150ns or more is needed to reset the AK5701.
(2) THR bit should be set to “1”.
(3) After EXLRCK, EXBCLK and EXSDTI are input, LRCK, BCLK and SDTO start to output.
MS0404-E-02
2007/08
- 56 -
[AK5701]
„ MIC Input Recording (Stereo)
Example:
PLL Master Mode
Audio I/F Format:I2S
Sampling Frequency:44.1kHz
Pre MIC AMP:+15dB
MIC Power On
ALC setting:Refer to Figrure 37
ALC bit = “1”
(1) Addr:15H, Data:2FH
FS3-0 bits
(Addr:15H, D3-0)
X,XXX
1111
(2) Addr:12H, Data:10H
Addr:13H, Data:01H
(1)
MIC Control
(Addr:12H, D4
& Addr:13H, D1-0)
Timer Control
(Addr:1AH)
ALC Control 1
(Addr:1BH)
ALC Control 2
(Addr:1CH)
0, 01
1, 01
(3) Addr:1AH, Data:0AH
(2)
XXH
0AH
(4) Addr:1BH, Data:E1H
(3)
XXH
E1H
(5) Addr:1CH, Data:81H
(4)
XXH
81H
01H
ALC State
(6) Addr:10H, Data:07H
(8)
(5)
ALC Disable
ALC Enable
ALC Disable
Recording
PMADL/R bit
(Addr:10H, D1-0)
(7) Addr:10H, Data:04H
3088 / fs
(7)
(6)
ADC Internal
State
Power Down
Initialize Normal State Power Down
(8) Addr:1CH, Data:01H
Figure 52. MIC Input Recording Sequence
<Example>
This sequence is an example of ALC setting at fs=44.1kHz. If the parameter of the ALC is changed, please refer to
“Figure 39”.
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1) Set up a sampling frequency (FS3-0 bit). When the AK5701 is PLL mode, MIC and ADC should be powered-up
in consideration of PLL lock time after a sampling frequency is changed.
(2) Set up MIC input (Addr: 12H&13H)
(3) Set up Timer Select for ALC (Addr: 1AH)
(4) Set up REF value for ALC (Addr: 1BH)
(5) Set up LMTH1-0, RGAIN1-0, LMAT1-0 and ALC bits (Addr: 1CH)
(6) Power Up MIC and ADC: PMADL = PMADR bits = “0” → “1”
The initialization cycle time of ADC is [email protected]=44.1kHz, HPF1-0 bits = “00”.
After the ALC bit is set to “1” and MIC&ADC block is powered-up, the ALC operation starts from IVOL
default value (0dB).
To start the recording within 100ms, the following sequence is required.
(6a) PMVCM=PMMP bits = “1”.
(6b) Wait for 2ms, then PMPLL bit = “1”.
(6c) Wait for 6ms, then PMADL=PMADR bits = “1”.
(7) Power Down MIC and ADC: PMADL = PMADR bits = “1” → “0”
When the registers for the ALC operation are not changed, ALC bit may be kept as “1”. The ALC operation is
disabled because the MIC&ADC block is powered-down. If the registers for the ALC operation are also changed
when the sampling frequency is changed, it should be executed after the AK5701 goes to the manual mode (ALC
bit = “0”) or MIC&ADC block is powered-down (PMADL=PMADR bits = “0”). IVOL gain is not reset when
PMADL=PMADR bits = “0”, and then IVOL operation starts from the setting value when PMADC or PMADR
bit is changed to “1”.
(8) ALC Disable: ALC bit = “1” → “0”
MS0404-E-02
2007/08
- 57 -
[AK5701]
■ Stop of Clock
Master clock can be stopped when ADC is not used.
1. PLL Master Mode
Example:
(1)
Audio I/F Format: I2S
BCLK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 11.2896MHz
Sampling Frequency: 44.1kHz
PMPLL bit
(Addr:11H, D0)
M/S bit
(Addr:11H, D1)
(1) Addr:11H, Data:10H
(2)
MCKO bit
"H" or "L"
(2) Addr:16H, Data:00H
(Addr:16H, D2)
(3)
External MCKI
Input
(3) Stop an external MCKI
Figure 53. Clock Stopping Sequence (1)
<Example>
(1) Power down PLL: PMPLL=M/S bits = “1” → “0”
(2) Stop MCKO clock: MCKO bit = “1” → “0”
(3) Stop an external master clock.
2. PLL Slave Mode (EXLRCK, EXBCLK pin)
Example
Audio I/F Format : I2S
PLL Reference clock: EXBCLK
BCLK frequency: 64fs
Sampling Frequency: 44.1kHz
(1)
PMPLL bit
(Addr:11H, D0)
(2)
EXBCLK
Input
(1) Addr:11H, Data:0CH
(2)
EXLRCK
Input
(2) Stop the external clocks
Figure 54. Clock Stopping Sequence (2)
<Example>
(1) Power down PLL: PMPLL bit = “1” → “0”
(2) Stop the external EXBCLK and EXLRCK clocks
* Clock stop sequence is the same for Slave&Bypass Mode.
MS0404-E-02
2007/08
- 58 -
[AK5701]
3. PLL Slave Mode (MCKI pin)
Example
Audio I/F Format: I2S
PLL Reference clock: MCKI= 11.2896MHz
EXBCLK frequency: 64fs
Sampling Frequency: 44.1kHz
(1)
PMPLL bit
(1) Addr:11H, Data:10H
(Addr:11H, D0)
(2)
MCKO bit
(2) Addr:16H, Data:00H
(Addr:16H, D2)
(3)
External MCKI
Input
(3) Stop the external clocks
Figure 55. Clock Stopping Sequence (3)
<Example>
(1) Power down PLL: PMPLL bit = “1” → “0”
(2) Stop MCKO output: MCKO bit = “1” → “0”
(3) Stop the external master clock.
4. EXT Slave Mode
(1)
External MCKI
Input
Example
(1)
EXBCLK
Input
EXLRCK
Input
Audio I/F Format :I2S
Input MCKI frequency:256fs
Sampling Frequency:44.1kHz
(1)
(1) Stop the external clocks
Figure 56. Clock Stopping Sequence (4)
<Example>
(1) Stop the external MCKI, EXBCLK and EXLRCK clocks.
* Clock stop sequence is the same for Bypass Mode.
5. EXT Master Mode
(1)
External MCKI
Input
Example
BCLK
Output
"H" or "L"
LRCK
Output
"H" or "L"
Audio I/F Format :I2S
Input MCKI frequency:256fs
Sampling Frequency:44.1kHz
(1) Stop MCKI
Figure 57. Clock Stopping Sequence (5)
<Example>
(1) Stop MCKI. BCLK and LRCK are fixed to “H” or “L”.
MS0404-E-02
2007/08
- 59 -
[AK5701]
■ Power down
Power supply current is typ. 20μA by stopping clocks and setting PMVCM bit = “0” after all blocks except for VCOM are
powered-down. Power supply current can be shut down (typ. 1μA) by stopping clocks and setting the PDN pin = “L”.
When the PDN pin = “L”, the registers are initialized.
MS0404-E-02
2007/08
- 60 -
[AK5701]
PACKAGE
24pin QFN (Unit: mm)
4.0 ± 0.1
2.4 ± 0.15
13
18
19
2.4± 0.15
4.0 ± 0.1
12
A
Exposed
Pad
24
7
0.40 ± 0.1
6
1
B
0.5
0.2
0.08
0.10 M
PIN #1 ID
(0.35 x 45 )
0.75± 0.05
0.23 ± 0.05
Note) The exposed pad on the bottom surface of the package must be open or connected to the ground.
■ Material & Lead finish
Package molding compound:
Lead frame material:
Lead frame surface treatment:
Epoxy
Cu
Solder (Pb free) plate
MS0404-E-02
2007/08
- 61 -
[AK5701]
MARKING
AK5701VN
5701
XXXX
1
XXXX : Date code identifier (4 digits)
AK5701KN
5701K
XXXX
1
XXXX : Date code identifier (4 digits)
MS0404-E-02
2007/08
- 62 -
[AK5701]
REVISION HISTORY
Date (YY/MM/DD)
05/08/04
05/11/22
Revision
00
01
Reason
First Edition
Error correction
Page
Contents
8
Switching Characteristics (PLL Slave Mode)
tBCKL(min): 240ns Æ 0.4 x tBCK
tBCKH(min): 240ns Æ 0.4 x tBCK
PLL Slave Mode
a) Mode 1: EXBCLK or EXLRCK Æ MCKI
b) Mode 2: MCKI Æ EXBCLK or EXLRCK
ALC Operation
The sentence of “The IVL and IVR are then set to
the same value for both channels.” was deleted.
Control Sequence (MIC Recording)
Figure 51 (7) Data=01H Æ 04H
(2) 72H&73H Æ 12H&13H
(3) 7AH Æ 1AH
(4) 7BH Æ 1BH
(5) 7CH Æ 1CH
AK5701KN was added.
(1) Ambient Temperature
AK5701VN : −30 ∼ +85°C
AK5701KN : −40 ∼ +85°C
(2) Marking
AK5701VN : “5701”
AK5701KN : “5701K”
1. Control Interface Timing(CSP pin = “L”)
(1) CSN “↓” to CCLK “↑”
→ CSN Edge to CCLK “↑”
(2) CCLK “↑” to CSN “↑”
→ CCLK “↑” to CSN Edge
2. Control Interface Timing(CSP pin = “H”)
(1) CSN “↑” to CCLK “↑”
→ CSN Edge to CCLK “↑”
(2) CCLK “↑” to CSN “↓”
→ CCLK “↑” to CSN Edge
3. Note 22 was added.
Figure 26 ∼ Figure 29 :
ECTBCLK(32fs)/BCLK(32fs)
No of 1st bit in Fugure 15 → 31
Figure 30 ∼ Figure 33 : BCLK(64fs)
No of 1st bit in Fugure : 15 → 31
Serial Control I/F
1. CSP pin = “L”
“CSN should be set to “H” once after 16 CCLKs
for each address.” was added.
2. CSP pin = “H”
“CSN should be set to “L” once after 16 CCLKs for
each address.” was added.
25
35
57
07/08/30
02
Product
Addition
1, 3, 5,
62
Spec Addition
11
Error Correction
30
31
Spec Addition
40
MS0404-E-02
2007/08
- 63 -
[AK5701]
IMPORTANT NOTICE
z These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei
EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
z AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or
use of any information contained herein.
z Any export of these products, or devices or systems containing them, may require an export license or other official
approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
or strategic materials.
z AKEMD products are neither intended nor authorized for use as critical componentsNote1) in any safety, life support, or
other hazard related device or systemNote2), and AKEMD assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKEMD. As used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and
which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or
for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform
may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
z It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise
places the product with a third party, to notify such third party in advance of the above content and conditions, and the
buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any
and all claims arising from the use of said product in the absence of such notification.
MS0404-E-02
2007/08
- 64 -