3D3418 MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 – LOW NOISE) FEATURES • • • • • • • • • • • • PACKAGES All-silicon, low-power 3.3V CMOS technology 1 VDD IN 16 Vapor phase, IR and wave solderable 2 OUT AE 15 Auto-insertable (DIP pkg.) 3 MD SO/P0 14 Low ground bounce noise IN 1 16 4 P7 P1 13 AE 2 15 Leading- and trailing-edge accuracy SO/P0 3 14 5 P6 P2 12 Increment range: 0.25 through 7.5ns P1 4 13 6 SC P3 11 P2 5 12 Delay tolerance: 1% (See Table 1) P3 6 11 7 P5 P4 10 P4 7 10 Temperature stability: ±3% typical (0C-70C) GND 8 9 Vdd stability: ±1% typical (3.0V-3.6V) 8 SI GND 9 3D3418S SOL Static Idd: 1.3ma typical 3D3418 DIP (300 Mil) Minimum input pulse width: 10% of total 3D3418G Gull Wing delay Programmable via 3-wire serial or 8-bit parallel interface For mechanical dimensions, click here. VDD OUT MD P7 P6 SC P5 SI FUNCTIONAL DESCRIPTION PIN DESCRIPTIONS The 3D3418 Programmable 8-Bit Silicon Delay Line product family consists of 8-bit, user-programmable CMOS silicon integrated circuits. Delay values, programmed either via the serial or parallel interface, can be varied over 255 equal steps ranging from 250ps to 7.5ns inclusively. Units have a typical inherent (address 0) delay of 20ns (See Table 1). The input is reproduced at the output without inversion, shifted in time as per user selection. The 3D3418 is CMOS-compatible, and features both rising- and falling-edge accuracy. IN OUT MD AE P0-P7 SC SI SO VDD GND Signal Input Signal Output Mode Select Address Enable Parallel Data Input Serial Clock Serial Data Input Serial Data Output +3.3 Volts Ground The all-CMOS 3D3418 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL programmable delay lines. It is offered in a standard 16-pin auto-insertable DIP and a space saving surface mount 16-pin SOIC. TABLE 1: PART NUMBER SPECIFICATIONS PART NUMBER 3D3418-0.25 3D3418-0.5 3D3418-1 3D3418-2 3D3418-3 3D3418-4 3D3418-5 3D3418-7.5 DELAYS AND TOLERANCES Step 0 Delay (ns) 19.5 ± 3.0 19.5 ± 3.0 19.5 ± 3.0 20.0 ± 3.5 20.0 ± 3.5 20.0 ± 3.5 20.0 ± 3.5 20.5 ± 3.5 Step 255 Delay (ns) 83.25 ± 4.0 147.0 ± 4.0 274.5 ± 5.0 530.0 ± 6.0 785.0 ± 8.0 1040 ± 9.0 1295 ± 10 1933 ± 15 Delay Increment (ns) 0.25 ± 0.15 0.50 ± 0.25 1.00 ± 0.50 2.00 ± 1.00 3.00 ± 1.50 4.00 ± 2.00 5.00 ± 2.50 7.50 ± 3.75 INPUT RESTRICTIONS Max Operating Frequency 6.25 MHz 3.15 MHz 1.56 MHz 0.78 MHz 0.52 MHz 0.39 MHz 0.31 MHz 0.21 MHz Absolute Max Oper Freq 90 MHz 45 MHz 22 MHz 11 MHz 7.5 MHz 5.5 MHz 4.4 MHz 2.9 MHz NOTES: Any delay increment between 0.25 and 7.5 ns not shown is also available. All delays referenced to input pin Doc #02006 10/28/02 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 Min Operating P.W. 80.0 ns 160.0 ns 320.0 ns 640.0 ns 960.0 ns 1280.0 ns 1600.0 ns 2400.0 ns Absolute Min Oper P.W. 5.5 ns 11.0 ns 22.0 ns 44.0 ns 66.0 ns 88.0 ns 110.0 ns 165.0 ns 2002 Data Delay Devices 1 3D3418 APPLICATION NOTES The 8-bit programmable 3D3418 delay line architecture is comprised of a number of delay cells connected in series with their respective outputs multiplexed onto the Delay Out pin (OUT) by the user-selected programming data. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. INPUT SIGNAL CHARACTERISTICS The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay and increment accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a Maximum and an Absolute Maximum operating input frequency and a Minimum and an Absolute Minimum operating pulse width have been specified. OPERATING FREQUENCY The Absolute Maximum Operating Frequency specification, tabulated in Table 1, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion. The Maximum Operating Frequency specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed. To guarantee the Table 1 delay accuracy for input frequencies higher than the Maximum Operating Frequency, the 3D3418 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted. Doc #02006 10/28/02 OPERATING PULSE WIDTH The Absolute Minimum Operating Pulse Width (high or low) specification, tabulated in Table 1, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion. The Minimum Operating Pulse Width (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in Table 1 is guaranteed. To guarantee the Table 1 delay accuracy for input pulse width smaller than the Minimum Operating Pulse Width, the 3D3418 must be tested at the user operating pulse width. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted. SPECIAL HIGH ACCURACY REQUIREMENTS The Table 1 delay and increment accuracy specifications are aimed at meeting the requirements of the majority of the applications encountered to date. However, some systems may place tighter restrictions on one accuracy parameter in favor of others. For example, a channel delay equalizing system is concerned in minimizing delay variations among the various channels. Therefore, because the inter channel skew is a delay difference, the programmed delay tolerance may need to be considerably decreased, while the increment and its tolerance are of no consequence. The opposite is true for an under-sampled multi-channel data acquisition system. DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 2 3D3418 APPLICATION NOTES (CONT’D) The flexible 3D3418 architecture can be exploited to conform to these more demanding user-dictated accuracy constraints. However, to facilitate production and device identification, the part number will include a custom reference designator identifying the user requested accuracy specifications and operating conditions. It is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted. POWER SUPPLY AND TEMPERATURE CONSIDERATIONS The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D3418 programmable delay line utilizes novel and innovative compensation circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature. The thermal coefficient is reduced to 600 PPM/C, which is equivalent to a variation, over the 0C-70 C operating range, of ±3% from the room-temperature delay settings. The power supply coefficient is reduced, over the 3.0V3.6V operating range, to ±1% of the delay settings at the nominal 3.3VDC power supply and/or ±2ns, whichever is greater. It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred. PROGRAMMED DELAY (ADDRESS) UPDATE A delay line is a memory device. It stores information present at the input for a time equal to the delay setting before presenting it at the output with minimal distortion. The 3D3418 8-bit programmable delay line can be represented by 256 serially connected delay elements (individually addressed by the programming data), each capable of storing data for a time equal to the device increment (step time). The delay line memory property, in conjunction with the operational requirement of “instantaneously” connecting the delay element addressed by the programming data to the output, may inject spurious information onto the output data stream. Doc #02006 10/28/02 In order to ensure that spurious outputs do not occur, it is essential that the input signal be idle (held high or low) for a short duration prior to updating the programmed delay. This duration is given by the maximum programmable delay. Satisfying this requirement allows the delay line to “clear” itself of spurious edges. When the new address is loaded, the input signal can begin to switch (and the new delay will be valid) after a time given by tPDV or tEDV (see section below). PROGRAMMED DELAY (ADDRESS) INTERFACE Figure 1 illustrates the main functional blocks of the 3D3418 delay program interface. Since the 3D3418 is a CMOS design, all unused input pins must be returned to well defined logic levels, VCC or Ground. TRANSPARENT PARALLEL MODE (MD = 1, AE = 1) The eight program pins P0 - P7 directly control the output delay. A change on one or more of the program pins will be reflected on the output delay after a time tPDV, as shown in Figure 2. A register is required if the programming data is bused. LATCHED PARALLEL MODE (MD = 1, AE PULSED) The eight program pins P0 - P7 are loaded by the falling edge of the Enable pulse, as shown in Figure 3. After each change in delay value, a settling time tEDV is required before the input is accurately delayed. SERIAL MODE (MD = 0) While observing data setup (tDSC) and data hold (tDHC) requirements, timing data is loaded in MSB-to-LSB order by the rising edge of the clock (SC) while the enable (AE) is high, as shown in Figure 4. The falling edge of the enable (AE) activates the new delay value which is reflected at the output after a settling time tEDV. As data is shifted into the serial data input (SI), the previous contents of the 8-bit input register are shifted out of the serial output port pin (SO) in MSB-to-LSB order, thus allowing cascading of multiple devices by connecting the serial output pin (SO) of the preceding device to the serial data input DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 3 3D3418 APPLICATION NOTES (CONT’D) pin (SI) of the succeeding device, as illustrated in Figure 5. The total number of serial data bits in a cascade configuration must be eight times the number of units, and each group of eight bits must be transmitted in MSB-to-LSB order. (SO). To retrieve the remaining bits seven more rising edges must be generated on the serial clock line. The read operation is destructive. Therefore, if it is desired that the original delay setting remain unchanged, the read data must be written back to the device(s) before the enable (AE) pin is brought low. To initiate a serial read, enable (AE) is driven high. After a time tEQV , bit 7 (MSB) is valid at the serial output port pin (SO). On the first rising edge of the serial clock (SC), bit 7 is loaded with the value present at the serial data input pin (SI), while bit 6 is presented at the serial output pin SIGNAL IN ADDRESS ENABLE Pin 3, if unused, must be allowed to float if the device is configured in the serial programming mode. IN PROGRAMMABLE DELAY LINE AE LATCH SERIAL INPUT SI SHIFT CLOCK SC MODE SELECT MD OUT SIGNAL OUT SO 8-BIT INPUT REGISTER P0 P1 P2 P3 P4 P5 P6 SERIAL OUTPUT P7 PARALLEL INPUTS Figure1: Functional block diagram PARALLEL INPUTS P0-P7 PREVIOUS VALUE DELAY TIME PREVIOUS VALUE NEW VALUE tPDX tPDV NEW VALUE Figure 2: Non-latched parallel mode (MD=1, AE=1) tEW ENABLE (AE) tDSE PARALLEL INPUTS P0-P7 DELAY TIME tDHE NEW VALUE tEDX tEDV PREVIOUS VALUE NEW VALUE Figure 3: Latched parallel mode (MD=1) Doc #02006 10/28/02 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 4 3D3418 APPLICATION NOTES (CONT’D) tEW ENABLE (AE) tCW tES tCW tEH CLOCK (SC) tDSC SERIAL INPUT (SI) tDHC NEW BIT 7 NEW BIT 6 tEGV SERIAL OUTPUT (SO) NEW BIT 0 tCQV OLD BIT 7 tCQX OLD BIT 6 tEQZ OLD BIT 0 tEDV tEDX DELAY TIME NEW VALUE PREVIOUS VALUE Figure 4: Serial mode (MD=0) 3D3418 SI SC FROM WRITING DEVICE 3D3418 SO SI SC AE 3D3418 SO SI AE SO SC AE TO NEXT DEVICE Figure 5: Cascading Multiple Devices TABLE 2: DELAY VS. PROGRAMMED ADDRESS PARALLEL SERIAL STEP 0 STEP 1 STEP 2 STEP 3 STEP 4 STEP 5 STEP 253 STEP 254 STEP 255 DELAY CHANGE Doc #02006 10/28/02 PROGRAMMED ADDRESS P7 P6 P5 P4 P3 Msb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 P2 P1 0 0 0 0 1 1 0 0 1 1 0 0 P0 Lsb 0 1 0 1 0 1 1 1 1 0 1 1 1 0 1 NOMINAL DELAY (NS) 3D3418 DASH NUMBER -.25 -.5 -1 19.50 19.5 19.5 19.75 20.0 20.5 20.00 20.5 21.5 20.25 21.0 22.5 20.50 21.5 23.5 20.75 22.0 24.5 82.75 83.00 83.25 63.75 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 146.0 146.5 147.0 127.5 272.5 273.5 274.5 255 -2 20 22 24 26 28 30 -5 20 25 30 35 40 45 526 528 530 510 1285 1290 1295 1275 5 3D3418 DEVICE SPECIFICATIONS TABLE 3: ABSOLUTE MAXIMUM RATINGS PARAMETER DC Supply Voltage Input Pin Voltage Input Pin Current Storage Temperature Lead Temperature SYMBOL VDD VIN IIN TSTRG TLEAD MIN -0.3 -0.3 -10 -55 MAX 7.0 VDD+0.3 10 150 300 UNITS V V mA C C NOTES 25C 10 sec TABLE 4: DC ELECTRICAL CHARACTERISTICS (0C to 70C, 3.0V to 3.6V) PARAMETER Static Supply Current* High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current High Level Output Current SYMBOL IDD VIH VIL IIH IIL IOH MIN Low Level Output Current IOL Output Rise & Fall Time TYP 1.3 MAX 2.0 -0.1 -0.1 0.0 0.0 -8.0 0.8 0.1 0.1 -6.0 6.0 7.5 mA 2 ns 2.0 TR & TF *IDD(Dynamic) = CLD * VDD * F where: CLD = Average capacitance load/line (pf) F = Input frequency (GHz) UNITS mA V V µA µA mA NOTES VDD = 3.6V VIH = VDD VIL = 0V VDD = 3.0V VOH = 2.4V VDD = 3.0V VOL = 0.4V CLD = 5 pf Input Capacitance = 10 pf typical Output Load Capacitance (CLD) = 25 pf max TABLE 5: AC ELECTRICAL CHARACTERISTICS (0C to 70C, 3.0V to 3.6V) PARAMETER Clock Frequency Enable Width Clock Width Data Setup to Clock Data Hold from Clock Data Setup to Enable Data Hold from Enable Enable to Serial Output Valid Enable to Serial Output High-Z Clock to Serial Output Valid Clock to Serial Output Invalid Enable Setup to Clock Enable Hold from Clock Parallel Input Valid to Delay Valid Parallel Input Change to Delay Invalid Enable to Delay Valid Enable to Delay Invalid Input Pulse Width Input Period Input to Output Delay SYMBOL fC tEW tCW tDSC tDHC tDSE tDHE tEQV tEQZ tCQV tCQX tES tEH tPDV tPDX tEDV tEDX tWI Period tPLH, tPHL MIN TYP MAX 80 10 10 10 3 10 3 20 20 20 10 10 10 20 40 35 45 0 0 8 20 UNITS MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns % of Total Delay % of Total Delay ns NOTES 1 1 1 1 See Table 1 See Table 1 See Table 2 NOTES: 1 - Refer to PROGRAMMED DELAY (ADDRESS) UPDATE section Doc #02006 10/28/02 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 6 3D3418 SILICON DELAY LINE AUTOMATED TESTING TEST CONDITIONS INPUT: Ambient Temperature: 25oC ± 3oC Supply Voltage (Vcc): 3.3V ± 0.1V Input Pulse: High = 3.3V ± 0.1V Low = 0.0V ± 0.1V Source Impedance: 50Ω Max. Rise/Fall Time: 3.0 ns Max. (measured between 0.6V and 2.4V ) Pulse Width: PWIN = 1.25 x Total Delay Period: PERIN = 2.5 x Total Delay OUTPUT: Rload: Cload: Threshold: Device Under Test 10KΩ ± 10% 5pf ± 10% 1.5V (Rising & Falling) Digital Scope 10KΩ 5pf 470Ω NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. PRINTER COMPUTER SYSTEM REF PULSE GENERATOR OUT IN TRIG DEVICE UNDER TEST (DUT) OUT IN TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER Figure 6: Test Setup PERIN PW IN tRISE INPUT SIGNAL tFALL VIH 2.4V 1.5V 0.6V 2.4V 1.5V 0.6V tPLH OUTPUT SIGNAL VIL tPHL 1.5V VOH 1.5V VOL Figure 7: Timing Diagram Doc #02006 10/28/02 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 7