LSI LS7273N

 LS7273N
30 VOLT QUAD-CHANNEL DIFFERENTIAL LINE DRIVER
WITH OPEN DRAIN OUTPUTS
PIN ASSIGNMENT – TOP VIEW
FEATURES:
A 1
LSI
16 VDD
AO 2
15 D
AO 3
14 DO
n.c. 4
BO 5
LS7273N
Open-drain output drivers for return to power supply independent of VDD
Voltage Range: 4.5V – 30V (VDD – VSS)
120mA Sink/Source output drive
Operating frequency up to 4 MHz
Thermal shutdown protection for output driver overload
Enable input with Thermal Shutdown disconnect feature
1.5A dynamic peak output current drive
Outputs RS422A compatible
Inputs CMOS/TTL compatible with hysteresis
Output drivers fully connected or high-impedance state
•
•
•
•
•
•
•
•
•
•
BO 6
PART NUMBER ORDERING INFORMATION:
This part is available in three package styles, DIP, SOIC, and TSSOP.
For DIP packages:
LS7273N
For SOIC packages: LS7273N-S
For TSSOP packages: LS7273N-TS
DESCRIPTION:
The LS7273N is a short-circuit proof Quad Differential Industrial Power Line Driver. It can operate
up to 30V and have a selectable thermal shutdown features.
The Data inputs are TTL / CMOS compatible and can also be driven up to the supply voltage VDD.
The ENA input can be used to place all the outputs in a high impedance state.
The outputs are open drain and the loads can be returned to any voltage between 4.5V and 30V
independent of VDD.
An internal 5V regulated supply is used to power the logic and level converter blocks.
The thermal shutdown block located in the center of the IC can be disabled by setting the ENA
input, Pin 12, to a voltage between 7.5V and 12V.
Upon power-up, a Power-On-Reset (POR) circuit block forces all output drivers to the highimpedance state until the power supply voltage reaches a nominal 3.8V. Included in the POR
circuit block is a hysteresis of 100mV such that if the power supply drops below 3.7V all output
drivers are forced to the high-impedance state until the voltage rises above 3.8V. There is a builtin 5μs delay for disabling the output drivers should the power supply drop below 3.7V. The output
drivers are immediately enabled when the voltage rises above 3.8V.
7273N-013113-1
Jan 2013
B
13 DO
12 ENA
11 CO
7
10 CO
VSS 8
9 C
FIGURE 1
INPUT / OUTPUT DESCRIPTION:
A/B/ C/D
These are CMOS / TTL data inputs that can also operate with input levels up to the VDD power supply. All data input blocks contain hysteresis.
AO / BO / CO / DO / AO / BO / CO / DO
These outputs are open-drain.
ENA
A logic low on this CMOS / TTL compatible input enables the output drivers while logic high forces them into a high-impedance state. This input is
also used to enable / disable the output short circuit thermal protection.
Applying a voltage between 7.5V and 12.5V to the ENA input will disable the thermal shutdown protection function. When using this feature, the Line
Driver Outputs are enabled but no longer protected.
7273N-013113-2
VSS
VDD
A
B
C
D
5V
REGULATOR
CMOS / TTL
INPUT
LEVEL CONVERTER
DIFFERENTIAL
OUTPUT
BUFFER
CMOS / TTL
INPUT
LEVEL CONVERTER
DIFFERENTIAL
OUTPUT
BUFFER
CMOS / TTL
INPUT
LEVEL CONVERTER
DIFFERENTIAL
OUTPUT
BUFFER
CMOS / TTL
INPUT
LEVEL CONVERTER
DIFFERENTIAL
OUTPUT
BUFFER
LOGIC CONTROLLER
TRISTATE OUTPUTS
OPEN DRAIN OUTPUTS
THERMAL SHUT DOWN
THERMAL SHUT DOWN DISABLE
UNDER VOLTAGE SHUT DOWN
POWER ON RESET
ENA
FIGURE 2
7273N-013113-3
LS7273N BLOCK DIAGRAM
AO
AO
BO
BO
CO
CO
DO
DO
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Value
Unit
DC Supply Voltage
VDD
36
V
Data Output Voltage
VOUT
4.5 to 36
V
Drive Output Current
IOUT
1500 / 120
mA (pulse peak) / average
Data Input Voltage
VIND
VDD + 0.3
V
ENA Input Voltage
VINE
18
V
Operating Temperature
TA
-55 to +125
°C
Storage Temperature
TSTG
-65 to +150
°C
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Value
Unit
DC Supply Voltage
VDD
4.5 to 30
V
Data Input Voltage
VIND
0 to VDD
V
ENA Input Voltage
VINE
0 to 5.5
V
Data Output Voltage
VOUT
4.5 to 30
V
Data Output Current
IOUT
100
mA
Operating Temperature
TOP
-40 to +125
°C
7273N-013113-4
ELECTRICAL CHARACTERISTICS
(VDD = 12V, TA = 25°C, unless otherwise specified)
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
Data Input High-Threshold
VDH
-
1.7
2.4
V
ENA ≤ 0.8V
Data Input Low Threshold
VDL
0.8
1.2
-
V
ENA ≤ 0.8V
Data Input Hysteresis
VDHY
-
0.5
-
V
ENA ≤ 0.8V
ENA
VEH
-
1.7
2.4
V
-
ENA
VEL
0.8
1.2
-
V
-
ENA Input Hysteresis
VEHY
-
0.5
-
V
-
Leakage Current
ILKG
-5
+5
μA
ENA
IESO
-
100
Output Resistance
RDSON
-
20
Low Voltage Output Voltage
VOL
-
VOL
-
IOT
-10
Power-On-Reset (POR)
VPOR
-
POR Hysteresis
VPORH
POR Removal Time
TPORR
Inputs:
Inputs:
μA
ENA = 12V
-
Ω
ILOAD = 30mA
0.3
-
V
ILOAD = -20mA, VDD = 4.75V
0.4
-
V
ILOAD = -30mA, VDD = 30V
+10
μA
VDD = 20V, 2.4V < ENA < 7.5V
3.6
2.4
V
-
0.1
-
V
-
5
-
μS
-
Outputs:
High-Impedance Output
Leakage Current (Outputs Disabled)
Reset:
-
Over-Temperature Protection:
Junction Temperature Operate Point
TJTO
Junction Temperature Release Point
TJTR
-
ENA Input Protection Inhibit
VEPI
7.0
165
°C
135
°C
12.5
V
NOTE: ENA input disables Outputs between 2.4V and 7.5V. ENA input enables Outputs between 7.5V and 12V but
disables Temperature Shutdown. ENA input disables Outputs above 12V.
7273N-013113-5
AC SWITCHING CHARACTERISTICS
(VDD = 12V, TA = 25°C, Load Capacitance = 1000 pF)
Parameter
Propagation delay from 50% point of input
rising edge to zero crossing of differential
outputs
Symbol
Min
Typ
Max
Unit
Conditions
TPLH
-
105
150
ns
VDD = 5V
-
112
200
ns
VDD = 12V
-
135
250
ns
VDD = 24V
-
105
150
ns
VDD = 5V
-
112
280
ns
VDD = 12V
-
135
330
ns
VDD = 24V
TPHL
Propagation delay from 50% point of input
rising edge to zero crossing of differential
outputs
Output Rise Time
TR
-
*
-
-
-
Output Fall Time
TF
-
65
125
ns
VDD = 5V
-
73
175
ns
VDD = 12V
-
101
250
ns
VDD = 24V
ENA Enable Time
TON
-
60
200
ns
-
ENA Disable Time
TOFF
-
80
200
ns
-
*Output rise time is a function of pull-up resistor and load capacitance.
The information included herein is believed to be accurate and
reliable. However, LSI Computer Systems, Inc. assumes no
responsibilities for inaccuracies, or for any infringements of
patent rights of others which may result from its use.
7273N-013113-6