TI TPS54528DDAR

TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
4.5V to 18V Input, 5-A Synchronous Step-Down Converter with
Eco-Mode™
Check for Samples: TPS54528
FEATURES
DESCRIPTION
•
The TPS54528 is an adaptive on-time D-CAP2™
mode synchronous buck converter. The TPS54528
enables system designers to complete the suite of
various end-equipment power bus regulators with a
cost effective, low component count, low standby
current solution. The main control loop for the
TPS54528 uses the D-CAP2™ mode control that
provides a fast transient response with no external
compensation components. The adaptive on-time
control supports seamless transition between PWM
mode at higher load conditions and Eco-mode™
operation at light loads. Eco-mode™ allows the
TPS54528 to maintain high efficiency during lighter
load conditions. The TPS54528 also has a proprietary
circuit that enables the device to adopt to both low
equivalent series resistance (ESR) output capacitors,
such as POSCAP or SP-CAP, and ultra-low ESR
ceramic capacitors. The device operates from 4.5-V
to 18-V VIN input. The output voltage can be
programmed between 0.76 V and 6 V. The device
also features an adjustable soft start time. The
TPS54528 is available in the 8-pin DDA package,
and designed to operate from –40°C to 85°C.
1
23
•
•
•
•
•
•
•
•
•
•
•
D-CAP2™ Mode Enables Fast Transient
Response
Low Output Ripple and Allows Ceramic Output
Capacitor
Wide VIN Input Voltage Range: 4.5 V to 18 V
Output Voltage Range: 0.76 V to 6 V
Highly Efficient Integrated FETs Optimized
for Lower Duty Cycle Applications
– 65 mΩ (High Side) and 36 mΩ (Low Side)
High Efficiency, less than 10 μA at shutdown
High Initial Bandgap Reference Accuracy
Adjustable Soft Start
Pre-Biased Soft Start
650-kHz Switching Frequency (fSW)
Cycle By Cycle Over Current Limit
Auto-Skip Eco-mode™ for High Efficiency at
Light Load
APPLICATIONS
•
Wide Range of Applications for Low Voltage
System
– Digital TV Power Supply
– High Definition Blu-ray Disc™ Players
– Networking Home Terminal
– Digital Set Top Box (STB)
Vout (50 mV/div)
TPS54528
Iout (2 A/div)
t - Time - 100 ms/div
1
2
3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
D-CAP2, Eco-mode are trademarks of Texas Instruments.
Blu-ray Disc is a trademark of Blu-ray Disc Association.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2012, Texas Instruments Incorporated
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION (1)
PACKAGE (2)
TA
–40°C to 85°C
(1)
(2)
(3)
(3)
ORDERABLE PART NUMBER
TPS54528DDA
DDA
TRANSPORT
MEDIA
PIN
Tube
8
TPS54528DDAR
Tape and Reel
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
All package options have Cu NIPDAU lead/ball finish.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
Input voltage range
Output voltage range
MAX
VIN, EN
–0.3
20
VBST
–0.3
26
VBST (10 ns transient)
–0.3
28
VBST (vs SW)
–0.3
6.5
VFB, SS
–0.3
6.5
SW
–2
20
SW (10 ns transient)
–3
22
VREG5
–0.3
6.5
GND
–0.3
0.3
–0.2
0.2
V
2
kV
500
V
Voltage from GND to thermal pad, Vdiff
Electrostatic discharge
Human Body Model (HBM)
Charged Device Model (CDM)
Operating junction temperature, TJ
–40
150
Storage temperature, Tstg
–55
150
(1)
UNIT
MIN
V
V
°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
THERMAL INFORMATION
THERMAL METRIC (1)
TPS54528
DDA (8 PINS)
θJA
Junction-to-ambient thermal resistance
43.5
θJCtop
Junction-to-case (top) thermal resistance
49.4
θJB
Junction-to-board thermal resistance
25.6
ψJT
Junction-to-top characterization parameter
7.4
ψJB
Junction-to-board characterization parameter
25.5
θJCbot
Junction-to-case (bottom) thermal resistance
5.2
(1)
UNITS
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
2
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range, (unless otherwise noted)
VIN
Supply input voltage range
VI
Input voltage range
MIN
MAX
4.5
18
VBST
–0.1
24
VBST (10 ns transient)
–0.1
27
VBST(vs SW)
–0.1
5.7
SS
–0.1
5.7
EN
–0.1
18
VFB
–0.1
5.5
SW
–1.8
18
SW (10 ns transient)
UNIT
V
V
–3
21
GND
–0.1
0.1
–0.1
5.7
0
5
mA
VO
Output voltage range
VREG5
IO
Output Current range
IVREG5
V
TA
Operating free-air temperature
–40
85
°C
TJ
Operating junction temperature
–40
150
°C
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY CURRENT
IVIN
Operating - non-switching supply current
VIN current, TA = 25°C, EN = 5 V,
VFB = 0.8 V
900
1200
μA
IVINSDN
Shutdown supply current
VIN current, TA = 25°C, EN = 0 V
3.6
10
μA
LOGIC THRESHOLD
VEN
EN high-level input voltage
EN
EN low-level input voltage
EN
1.6
V
0.6
V
VFB VOLTAGE AND DISCHARGE RESISTANCE
TA = 25°C, VO = 1.05 V, IO = 10 mA, Ecomode™ operation
VFBTH
IVFB
VFB threshold voltage
VFB input current
771
mV
TA = 25°C, VO = 1.05 V, continuous mode
operation
757
765
773
mV
TA = -40 to 85°C, VO = 1.05 V, continuous
mode operation (1)
751
765
779
mV
0
±0.15
μA
5.5
5.7
V
25
mV
100
mV
VFB = 0.8 V, TA = 25°C
VREG5 OUTPUT
VVREG5
VREG5 output voltage
TA = 25°C, 6.0 V < VIN < 18 V,
0 < IVREG5 < 5 mA
VLN5
Line regulation
6 V < VIN < 18 V, IVREG5 = 5 mA
VLD5
Load regulation
0 mA < IVREG5 < 5 mA
IVREG5
Output current
VIN = 6 V, VREG5 = 4.0 V, TA = 25°C
60
mA
High side switch resistance
25°C, VBST - SW = 5.5 V
65
mΩ
Low side switch resistance
25°C
36
mΩ
5.2
MOSFET
RDS(on)
CURRENT LIMIT
Iocl
(1)
Current limit
L out = 1.5 μH (1)
5.6
6.4
7.9
A
Not production tested.
3
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
THERMAL SHUTDOWN
TSDN
Thermal shutdown threshold
Shutdown temperature
Hysteresis
(2)
165
(2)
°C
35
ON-TIME TIMER CONTROL
tON
On time
VIN = 12 V, VO = 1.05 V
150
tOFF(MIN)
Minimum off time
TA = 25°C, VFB = 0.7 V
260
330
ns
7.8
ns
SOFT START
ISS
SS charge current
VSS = 1 V
4.2
6
SS discharge current
VSS = 0.5 V
0.1
0.2
Wake up VREG5 voltage
3.45
3.75
4.05
Hysteresis VREG5 voltage
0.19
0.32
0.45
μA
mA
UVLO
UVLO
(2)
UVLO threshold
V
Not production tested.
4
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
DEVICE INFORMATION
DDA PACKAGE
(TOP VIEW)
1
EN
2
VFB
3
VREG5
4
SS
TPS54528
Exposed
Thermal Pad
VIN
8
VBST
7
SW
6
GND
5
PIN FUNCTIONS
PIN
NAME
NO.
DESCRIPTION
EN
1
Enable input control. EN is active high and must be pulled up to enable the device.
VFB
2
Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5
3
5.5 V power supply output. A capacitor (typical 1 µF) should be connected to GND. VREG5 is not active
when EN is low.
SS
4
Soft-start control. An external capacitor should be connected to GND.
GND
5
Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at
a single point.
SW
6
Switch node connection between high-side NFET and low-side NFET.
VBST
7
Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW
pins. An internal diode is connected between VREG5 and VBST.
VIN
8
Input voltage supply pin.
Exposed Thermal
Pad
Back side
Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to
GND.
5
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
EN
1
EN
VIN
Logic
VIN
8
VREG5
Control Logic
Ref
+
SS
+ PWM
7
1 shot
VFB
SW
VO
6
-
2
VBST
XCON
ON
VREG5
VREG5
Ceramic
Capacitor
3
SGND
SS
SS
4
5
Softstart
PGND
SGND
+
ZC
-
PGND
+
OCP
-
PGND
SW
GND
SW
VIN
UVLO
VREG5
UVLO
REF
TSD
Protection
Logic
Ref
6
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
OVERVIEW
The TPS54528 is a 5-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It
operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output
capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low
ESR output capacitors including ceramic and special polymer types.
DETAILED DESCRIPTION
PWM Operation
The main control loop of the TPS54528 is an adaptive on-time pulse width modulation (PWM) controller that
supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with
an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with
both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.
At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one
shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to
maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The
one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the
reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need
for ESR induced output ripple from D-CAP2™ mode control.
PWM Frequency and Adaptive On-Time Control
TPS54528 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The
TPS54528 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to
set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the
output voltage; therefore, when the duty ratio is VOUT/VIN, the frequency is constant.
Auto-Skip Eco-Mode™ Control
The TPS54528 is designed with Auto-Skip Eco-mode™ to increase light load efficiency. As the output current
decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its
rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous
conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load
current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the
same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor
with smaller load current to the level of the reference voltage. The transition point to the light load operation
IOUT(LL) current can be calculated in Equation 1
(VIN - VOUT )×VOUT
1
×
I OUT ( LL ) =
2 × L × fsw
VIN
(1)
Soft Start and Pre-Biased Soft Start
The soft start function is adjustable. When the EN pin becomes high, 6μA current begins charging the capacitor
which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up.
The equation for the slow start time is shown in Equation 2. VFB voltage is 0.765 V and SS pin source current is
6μA.
C6(nF) ´ VFB ´ 1.1 C6(nF) ´ 0.765 ´ 1.1
t SS (ms) =
=
ISS (μA)
6
(2)
The TPS54528 contains a unique circuit to prevent current from being pulled from the output during startup if the
output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start
becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting
the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-bycycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This
scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps
up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal
mode operation.
7
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
Current Protection
The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The
switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This
voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature
compensated.
During the on time of the high-side FET switch, the switch current increases at a linear rate determined by VIN,
VOUT, the on-time and the output inductor value. During the on time of the low-side FET switch, this current
decreases linearly. The average value of the switch current is the load current Iout. The TPS54528 constantly
monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.
If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented
per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the
voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching
cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in
the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL
threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the
switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the
higher value.
There are some important considerations for this type of over-current protection. The peak current is the average
load current plus one half of the peak-to-peak inductor current. The valley current is the average load current
minus one half of the peak-to-peak inductor current. Since the valley current is used to detect the overcurrent
threshold, the load current is higher than the over-current threshold. Also, when the current is being limited, the
output voltage tends to fall as the demanded load current may be higher than the current available from the
converter. When the over current condition is removed, the output voltage will return to the regulated value. This
protection is non-latching.
UVLO Protection
Undervoltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower
than UVLO threshold voltage, the TPS54528 is shut off. This protection is non-latching.
Thermal Shutdown
TPS54528 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C),
the device is shut off. This is non-latch protection.
8
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
TYPICAL CHARACTERISTICS
VIN = 12 V, TA = 25°C (unless otherwise noted).
7
1200
VIN = 12 V
VIN = 12 V
6
Ivccsdn - Shutdown Current - mA
ICC - Supply Current - mA
1000
800
600
400
200
5
4
3
2
1
0
-50
0
50
100
TJ - Junction Temperature - °C
0
-50
150
0
Figure 1. VIN CURRENT vs JUNCTION TEMPERATURE
50
100
TJ - Junction Temperature - °C
150
Figure 2. VIN SHUTDOWN CURRENT vs
JUNCTION TEMPERATURE
1.1
50
VIN = 18 V
45
40
VO - Output Voltage - V
EN - Input Current - mA
1.075
35
30
25
20
15
VIN = 18 V
VIN = 12 V
1.05
VIN = 5 V
1.025
10
5
0
1
0
5
10
EN - Input Voltage - V
15
20
Figure 3. EN CURRENT vs EN VOLTAGE
0
1
2
3
IO - Output Current - A
4
5
Figure 4. 1.05-V OUTPUT VOLTAGE vs OUTPUT CURRENT
1.08
Vout (50 mV/div)
VO - Output Voltage - V
1.07
IO = 10 mA
Iout (2 A/div)
1.06
IO = 1 A
1.05
1.04
0
5
10
VI - Input Voltage - V
15
20
Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE
t - Time - 100 ms/div
Figure 6. 1.05-V, LOAD TRANSIENT RESPONSE
9
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
VIN = 12 V, TA = 25°C (unless otherwise noted).
100
VO = 3.3 V
EN (10 V/div)
VO = 2.5 V
VO = 1.8 V
90
Efficiency - %
80
VREG5 (5 V/div)
Vout (0.5 V/div)
70
60
50
40
t - Time - 1 ms/div
0
Figure 7. START-UP WAVE FORM
1
2
3
IO - Output Current - A
4
5
Figure 8. EFFICIENCY vs OUTPUT CURRENT
900
100
IO = 1 A
fsw - Switching Frequency - kHz
VO = 2.5 V
80
VO = 1.8 V
70
Efficiency - %
850
VO = 3.3 V
90
60
50
40
30
20
VO = 3.3 V
800
VO = 5 V
750
VO = 2.5 V
700
650
VO = 1.05 V
600
VO = 1.2 V
VO = 1.5 V
550
VO = 1.8 V
500
450
10
0
0.001
400
0.01
IO - Output Current - A
0
0.1
5
10
VI - Input Voltage - V
15
20
Figure 9. LIGHT LOAD EFFICIENCY vs OUTPUT CURRENT
Figure 10. SWITCHING FREQUENCY vs INPUT VOLTAGE
800
0.78
VIN = 12 V
700
0.775
600
500
400
VFBTH - Vfb Voltage - V
fsw - Switching Frequency - kHz
VO = 3.3 V
VO = 1.8 V
VO = 1.05 V
300
0.77
0.765
0.76
200
0.755
100
0
0.01
0.1
1
IO - Output Current - A
10
Figure 11. SWITCHING FREQUENCY vs OUTPUT
CURRENT
0.75
-50
0
50
100
TJ - Junction Temperature - °C
150
Figure 12. Vfb VOLTAGE vs JUNCTION TEMPERATURE
10
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
TYPICAL CHARACTERISTICS (continued)
VIN = 12 V, TA = 25°C (unless otherwise noted).
VO = 1.05 V
VO = 50 mV / div (-950 mV dc offset)
Vo (10 mV/div)
SW = 10 V / div
SW (5 V/div)
Time = 1 µsec / div
t - Time - 400 ns/div
Figure 13. VOLTAGE RIPPLE AT OUTPUT (IO = 2 A)
VO = 1.05 V
Figure 14. DCM VOLTAGE RIPPLE AT
OUTPUT (IO = 30 mA)
VIN (50 mV/div)
SW (5 V/div)
t - Time - 400 ns/div
Figure 15. VOLTAGE RIPPLE AT INPUT (IO = 2 A)
11
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
DESIGN GUIDE
Step-By-Step Design Procedure
To
•
•
•
•
•
begin the design process, the user must know a few application parameters:
Input voltage range
Output voltage
Output current
Output voltage ripple
Input voltage ripple
U1
TPS54528DDA
Figure 16. Shows the schematic diagram for this design example.
Output Voltage Resistors Selection
The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use
1% tolerance or better divider resistors. Start by using Equation 3 to calculate VOUT.
To improve efficiency at light loads consider using larger value resistors, high resistance is more susceptible to
noise, and the voltage errors from the VFB input current are more noticeable.
æ
ö
R1÷
V
= 0.765 x çç1 +
÷
OUT
çè
R2 ÷ø
(3)
Output Filter Selection
The output filter used with the TPS54528 is an LC circuit. This LC filter has double pole at:
F =
P
2p L
1
OUT
x COUT
(4)
At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal
gain of the TPS54528. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls
off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that
reduces the gain roll off to –20 dB per decade and increases the phase to 90 degrees one decade above the
zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole
of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the
high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the
values recommended in Table 1
12
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
Table 1. Recommended Component Values
C4 (pF) (1)
Output Voltage (V)
R1 (kΩ)
R2 (kΩ)
L1 (µH)
C8 + C9 (µF)
1
6.81
22.1
1.0 - 1.5
22 - 68
1.05
8.25
22.1
1.0 - 1.5
22 - 68
1.2
12.7
22.1
1.0 - 1.5
22 - 68
1.5
21.5
22.1
1.5
22 - 68
1.8
30.1
22.1
5 - 22
1.5
22 - 68
2.5
49.9
22.1
5 - 22
2.2
22 - 68
3.3
73.2
22.1
5 - 22
2.2
22 - 68
5
124
22.1
5 - 22
3.3
22 - 68
(1)
Optional
Since the DC gain is dependent on the output voltage, the required inductor value increases as the output
voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by
adding a feed forward capacitor (C4) in parallel with R1
The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5,
Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak
current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for
fSW.
Use 650 kHz for fSW. Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS
current of Equation 7.
- VOUT
V
V
OUT x IN(max)
I
=
IPP
V
L x f
IN(max)
O
SW
I
=I +
Ipeak
O
=
I
Lo(RMS)
(5)
I
lpp
2
I
2
O
(6)
+
1
2
I
12 IPP
(7)
For this design example, the calculated peak current is 5.51 A and the calculated RMS current is 5.01 A. The
inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11
A.
The capacitor value and ESR determines the amount of output voltage ripple. The TPS54528 is intended for use
with ceramic or other low ESR capacitors. Recommended values range from 22µF to 68µF. Use Equation 8 to
determine the required RMS current rating for the output capacitor.
I
Co(RMS)
=
VOUT x (VIN - VOUT )
12 x VIN x LO x fSW
(8)
For this design two TDK C3216X5R0J226M 22µF output capacitors are used. The typical ESR is 2 mΩ each.
The calculated RMS current is 0.29 A and each output capacitor is rated for 4A.
Input Capacitor Selection
The TPS54528 requires an input decoupling capacitor and a bulk capacitor is needed depending on the
application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. An additional 0.1 µF
capacitor (C3) from pin 8 to ground is optional to provide additional high frequency filtering. The capacitor voltage
rating needs to be greater than the maximum input voltage.
Bootstrap Capacitor Selection
A 0.1 µF. ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is
recommended to use a ceramic capacitor.
13
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
VREG5 Capacitor Selection
A 1-µF. ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is
recommended to use a ceramic capacitor.
THERMAL INFORMATION
This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external
heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be
used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the
appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a
special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated
circuit (IC).
For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating
abilities, see the Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No.
SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.
The exposed thermal pad dimensions for this package are shown in the following illustration.
Figure 17. Thermal Pad Dimensions
14
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
www.ti.com
SLVSAY4B – JULY 2011 – REVISED MAY 2012
LAYOUT CONSIDERATIONS
1. The TPS54528 can supply large load currents up to 5 A, so heat dissipation may be a concern. The top side
area adjacent to the TPS54528 should be filled with ground as much as possible to dissipate heat.
2. The bottom side area directly below the IC should a dedicated ground area. It should be directly connected
to the thermal pad of the device using vias as shown. The ground area should be as large as practical.
Additional internal layers can be dedicated as ground planes and connected to the vias as well.
3. Keep the input switching current loop as small as possible.
4. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and
inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the
feedback pin of the device.
5. Keep analog and non-switching components away from switching components.
6. Make a single point connection from the signal ground to power ground.
7. Do not allow switching current to flow under the device.
8. Keep the pattern lines for VIN and PGND broad.
9. Exposed pad of device must be connected to PGND with solder.
10. VREG5 capacitor should be placed near the device, and connected PGND.
11. Output capacitor should be connected to a broad pattern of the PGND.
12. Voltage feedback loop should be as short as possible, and preferably with ground shield.
13. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
14. Providing sufficient via is preferable for VIN, SW and PGND connection.
15. PCB pattern for VIN, SW, and PGND should be as broad as possible.
16. VIN Capacitor should be placed as near as possible to the device.
VIN
VIN
INPUT
BYPASS
CAPACITOR
VIN
HIGH FREQENCY
BYPASS
CAPACITOR
TO ENABLE
CONTROL
FEEDBACK
RESISTORS
BIAS
CAP
EN
VIN
VFB
VBST
VREG5
SW
SS
GND
SLOW
START
CAP
Connection to
POWER GROUND
on internal or
bottom layer
ANALOG
GROUND
TRACE
BOOST
CAPACITOR
EXPOSED
THERMAL PAD
AREA
OUTPUT
INDUCTOR
VOUT
OUTPUT
FILTER
CAPACITOR
POWER GROUND
VIA to Ground Plane
Figure 18. PCB Layout
15
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
TPS54528
SLVSAY4B – JULY 2011 – REVISED MAY 2012
www.ti.com
REVISION HISTORY
Changes from Original (July 2011) to Revision A
Page
•
Changed 2-µA to 6µA in Soft Start and Pre-Biased Soft Start subsection and denominator in equation 2 ..................... 7
•
Added CONDITIONS statement at the Typical Characteristics section heading ................................................................. 9
Changes from Revision A (January 2012) to Revision B
•
Page
Changed tOFF(MIN) From: 310 ns To: 330 ns .......................................................................................................................... 4
16
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s) :TPS54528
PACKAGE OPTION ADDENDUM
www.ti.com
22-May-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
TPS54528DDA
ACTIVE
SO PowerPAD
DDA
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAUAGLevel-2-260C-1 YEAR
TPS54528DDAR
ACTIVE
SO PowerPAD
DDA
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAUAGLevel-2-260C-1 YEAR
Samples
(Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
22-May-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS54528DDAR
Package Package Pins
Type Drawing
SO
Power
PAD
DDA
8
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
2500
330.0
12.8
Pack Materials-Page 1
6.4
B0
(mm)
K0
(mm)
P1
(mm)
5.2
2.1
8.0
W
Pin1
(mm) Quadrant
12.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
22-May-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS54528DDAR
SO PowerPAD
DDA
8
2500
366.0
364.0
50.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated