ETC AM7942-2JC

Am7942
Subscriber Line Interface Circuit
DISTINCTIVE CHARACTERISTICS
Programmable constant-current feed
Receive current gain = 200
Programmable loop-detect threshold
Low standby power
Performs polarity reversal
Ground-key detector
Pin for external ground-key noise filter
capacitor
Test relay driver option
Tip Open state for ground-start lines
–19 V to –58 V battery operation
Ideal for PBX and KTS applications
On-chip switching regulator for low-power
dissipation
Can be used with or without the on-chip
switching regulator
Two-wire impedance set by single external
impedance
On-hook transmission
BLOCK DIAGRAM
Test Relay Driver
TESTOUT
Ring Relay Driver
RINGOUT
A(TIP)
C1
C2
Ground-Key
Detector
HPA
Input Decoder
and Control
C4
E1
DET
Two-Wire
Interface
HPB
C3
GKFIL
Signal
Transmission
RSN
VTX
Off-Hook
Detector
B(RING)
RD
RDC
CAS
Power-Feed
Controller
DA
DB
VREG
L
VBAT
Ring-Trip
Detector
Switching
Regulator
BGND
CHS QBAT CHCLK
VCC
VEE AGND/DGND
15474A-001
Publication# 080127 Rev: F Amendment: /0
Issue Date: October 1999
ORDERING INFORMATION
Standard Products
Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of the elements below.
Am7942
J
C
TEMPERATURE RANGE
C = Commercial (0°C to 70°C)*
PACKAGE TYPE
J = 32-pin Plastic Leaded Chip Carrier (PL 032)
PERFORMANCE GRADE
Blank = Standard specification
–1 = Performance Grading
–2 = Performance Grading
DEVICE NUMBER/DESCRIPTION
Am7942
Subscriber Line Interface Circuit
Valid Combinations
Valid Combinations
Am7942
–1
–2
JC
Valid Combinations lists configurations planned
to be supported in volume for this device. Consult
the local Legerity sales office to confirm
availability of specific valid combinations, to
check on newly released combinations, and to
obtain additional data on Legerity’s standard
military–grade products.
Note:
* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.
2
Am7942 Data Sheet
CONNECTION DIAGRAMS
Top View
RINGOUT
VCC
VREG
BGND
B(RING)
A(TIP)
DB
32-Pin PLCC
4
3
2
1
32
31
30
TESTOUT
6
28
DA
L
7
27
RD
VBAT
8
26
HPB
QBAT
9
25
HPA
CHS
10
24
VTX
CHCLK
11
23
VEE
C4
12
22
RSN
E1
13
21
AGND/DGND
17 18
CAS
16
C1
15
C3
14
19
20
GKFIL
TP
RDC
29
C2
5
DET
TP
Notes:
1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate (QBAT).
SLIC Products
3
PIN DESCRIPTIONS
Pin Names
Type
Description
AGND/DGND
Gnd
Analog and Digital ground.
A(TIP)
Output
Output of A(TIP) power amplifier.
BGND
Gnd
Battery (power) ground.
B(RING)
Output
Output of B(RING) power amplifier.
C3–C1
Input
Decoder. TTL compatible. C3 is MSB and C1 is LSB.
C4
Input
Test Relay Driver Command. TTL compatible. A logic Low enables the driver.
CAS
Capacitor
Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation
region.
CHCLK
Input
Chopper Clock. Input to switching regulator (TTL compatible). Freq = 256 kHz (typ). See
Note 1.
CHS
Input
Chopper Stabilization. (See Note 1) Connection for external chopper stabilizing
components.
DA
Input
Ring-trip negative. Negative input to ring-trip comparator.
DB
Input
Ring-trip positive. Positive input to ring-trip comparator.
DET
Output
Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped.
The detector is selected by the logic inputs (C3–C1, E1). The output is open-collector with
a built-in 15 kΩ pull-up resistor.
E1
Input
Ground-Key Enable. E1 = High connects the ground-key detector to DET. E1 = Low
connects the off-hook or ring-trip detector to DET.
GKFIL
—
Connection for external ground-key, noise-filter capacitor. See Note 2.
HPA
Capacitor
High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB
Capacitor
High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
L
Output
(See Note 1)
Switching Regulator Power Transistor. Connection point for filter inductor and anode of
Switching Regulator Power Transistor. Connection point for filter inductor and anode of
catch diode. Has up to 60 V of pulse waveform on it and must be isolated from sensitive
circuits. Keep the diode connections short because of the high currents and high di/dt.
QBAT
Battery
Quiet Battery. (See Note 1). Filtered battery supply for the signal processing circuits.
RD
Resistor
Detector resistor. Detector threshold set and filter pin.
RDC
Resistor
DC feed resistor. Connection point for the DC feed current programming network. The other
end of the network connects to the receiver summing node (RSN).
RINGOUT
Output
Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN
Input
Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is
equal to 500 x the current into this pin. The networks that program receive gain, two-wire
impedance, and feed current all connect to this node.
TESTOUT
Output
Test Relay Driver. Open collector driver with emitter internally connected to BGND.
TP
Thermal
Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT).
Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an
area of copper on the board to enhance heat dissipation.
VBAT
Battery
Battery supply.
VCC
Power
+5 V power supply.
VEE
Power
–5 V power supply.
VREG
Input
Regulated Voltage. (See Note 1.) Provides negative power supply for power amplifiers.
Connection point for inductor, filter capacitor, and chopper stabilization.
VTX
Output
Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic
voltage. VTX also sources the two-wire input impedance programming network.
Notes:
1. All pins, except CHCLK, connect to VBAT when using SLIC without a switching regulator. CHCLK is connected to AGND/
DGND.
2. To prevent noise pickup by the detection circuits when using Ground-Key Detect state (E1 = logical 1), a 3300 pF minimum
bypass capacitor is recommended between the GKFIL pin and ground.
4
Am7942 Data Sheet
ABSOLUTE MAXIMUM RATINGS
OPERATING RANGES
Storage temperature . . . . . . . . . . . . –55°C to +150°C
Commercial (C) Devices
VCC with respect to AGND/DGND . . .–0.4 V to +7.0 V
Ambient temperature . . . . . . . . . . . . . . 0°C to +70°C*
VEE with respect to AGND/DGND . . .+0.4 V to –7.0 V
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . 4.75 V to 5.25 V
VBAT with respect to AGND/DGND . . . +0.4 V to –70 V
VEE . . . . . . . . . . . . . . . . . . . . . . . . –4.75 V to –5.25 V
Note: Rise time of VBAT (dv/dt) must be limited to 27 V/µs or
less when QBAT bypass = 0.33 µF.
BGND with respect to AGND/DGND .+1.0 V to –3.0 V
A(TIP) or B(RING) to BGND:
Continuous . . . . . . . . . . . . . . . . . . –70 V to +1.0 V
10 ms (f = 0.1 Hz) . . . . . . . . . . . . . –70 V to +5.0 V
1 µs (f = 0.1 Hz) . . . . . . . . . . . . . . . –90 V to +10 V
250 ns (f = 0.1 Hz) . . . . . . . . . . . .–120 V to +15 V
Current from A(TIP) or B(RING) . . . . . . . . . . . .±150 mA
Voltage on RINGOUT. . . . .BGND to 70 V above QBAT
Voltage on TESTOUT. . . . .BGND to 70 V above QBAT
Current through relay drivers . . . . . . . . . . . . . . 60 mA
Voltage on ring-trip inputs
(DA and DB) . . . . . . . . . . . . . . . . . . . . . VBAT to 0 V
VBAT . . . . . . . . . . . . . . . . . . . . . . . . . . –19 V to –58 V
AGND/DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V
BGND with respect to
AGND/DGND . . . . . . . . . . . . –100 mV to +100 mV
Load Resistance on VTX to ground . . . . . . 10 kΩ min
The Operating Ranges define those limits between which the
functionality of the device is guaranteed.
* Functionality of the device from 0°C to +70°C is guaranteed
by production testing. Performance from –40°C to +85°C is
guaranteed by characterization and periodic sampling of
production units.
Can be used without switching regulator components in this
range of batter y voltages, provided maximum power
dissipation specifications are not exceeded.
Current into ring-trip inputs . . . . . . . . . . . . . . . . .±10 mA
Peak current into regulator
switch (L pin). . . . . . . . . . . . . . . . . . . . . . . 150 mA
Switcher transient peak off
voltage on L pin. . . . . . . . . . . . . . . . . . . . . . +1.0 V
C4–C1, E1, CHCLK to
AGND/DGND . . . . . . . . . . . .–0.4 V to VCC + 0.4 V
Maximum power dissipation, TA (see note) . . . . .70°C
In 32-pin PLCC package. . . . . . . . . . . . . . . 1.74 W
Note: Thermal limiting circuitry on chip will shut down the
circuit at a junction temperature of about 165°C. The device
should never be exposed to this temperature. Operation
above 145°C junction temperature may degrade device
reliability. See the SLIC Packaging Considerations for more
information.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent device failure. Functionality at or above
these limits is not implied. Exposure to Absolute Maximum
Ratings for extended periods may affect device reliability.
SLIC Products
5
ELECTRICAL CHARACTERISTICS
Description
Test Conditions (See Note 1)
Min
Analog (VTX) output impedance
Analog (VTX) output offset
Typ
Max
3
0°C to +70°C
–1*
–2
–35
–35
–30
+35
+35
+30
–1*
–2
–40
–40
–35
+40
+40
+35
Unit
Note
Ω
4
mV
–40°C to +85°C
Analog (RSN) input impedance
300 Hz to 3.4 kHz
1
Longitudinal impedance at A or B
Overload level
20
35
4-wire
2-wire
–2.5
+2.5
4
Ω
Vpk
2
dB
4, 10
Transmission Performance, 2-Wire Impedance (See Test Circuit D)
2-wire return loss
300 Hz to 3400 Hz
26
Longitudinal Balance (2-Wire and 4-Wire, See Test Circuit C); RL = 600 Ω
Longitudinal to metallic L-T, L-4
Longitudinal signal generation 4-L
Longitudinal current capability per wire
200 Hz to 1 kHz
normal polarity 0°C to +70°C
normal polarity –40°C to +85°C
reverse polarity
52
63
58
54
1 kHz to 3.4 kHz
normal polarity 0°C to +70°C
normal polarity –40°C to +85°C
reverse polarity
52
58
54
54
300 Hz to 800 Hz
Reverse polarity
–1*
–2
40
40
42
Active state
OHT state
all*
all
1, 2
1, 2, 4
1, 2
dB
28
18
1, 2
1, 2, 4
1, 2
mArms
Insertion Loss (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B)
BAT = –48 V, RLDC = RLAC = 600 Ω; BAT = –24 V, RLDC = 300 Ω, RLAC = 600 Ω
Gain accuracy
0 dBm, 1 kHz
0°C to +70°C
–1*
–2
–0.15
–0.15
–0.10
+0.15
+0.15
+0.10
–1*
–2
–0.20
–0.20
–0.15
+0.20
+0.20
+0.15
300 Hz to 3400 Hz
Relative to 1 kHz
0°C to +70°C
–1*
–2
–0.15
–0.15
–0.10
+0.15
+0.15
+0.10
300 Hz to 3400 Hz
Relative to 1 kHz
–40°C to +85°C
–1*
–2
–0.20
–0.20
–0.15
+0.20
+0.20
+0.15
0 dBm, 1 kHz
–40°C to +85°C
—
4
—
dB
Variation with frequency
Note:
*P.G. = Performance Grade
6
Am7942 Data Sheet
—
—
4
ELECTRICAL CHARACTERISTICS (continued)
Description
Gain tracking
Test Conditions (See Note 1)
Min
Typ
Max
Unit
Note
0°C to +70°C
+7 dBm to –55 dBm
Reference: –0 dBm
–0.10
+0.10
–40°C to +85°C
+7 dBm to –55 dBm
Reference: –0 dBm
–0.15
+0.15
4
4
—
dB
Balance Return Signal (4- to 4-Wire, See Test Circuit B)
BAT = –48 V, RLDC = RLAC = 600 Ω; BAT = –24 V, RLDC = 300 Ω, RLAC = 600 Ω
Gain accuracy
0 dBm, 1 kHz
0°C to +70°C
0 dBm, 1 kHz
–40°C to +85°C
Variation with frequency
300 Hz to 3400 Hz
Relative to 1 kHz
0°C to +70°C
–1*
–2
–0.15
–0.15
–0.10
+0.15
+0.15
+0.10
—
3
—
–1*
–2
–0.20
–0.20
–0.15
+0.20
+0.20
+0.15
—
3, 4
3, 4
–0.10
+0.10
3
dB
300 Hz to 3400 Hz
Relative to 1 kHz
–40°C to +85°C
Gain tracking
0°C to +70°C
+3 dBm to –55 dBm
Reference: 0 dBm
–40°C to +85°C
+3 dBm to –55 dBm
Reference: 0 dBm
Group delay
–0.15
+0.15
3
3
3, 4
–0.10
+0.10
3
–0.15
–0.15
3, 4
f = 1 kHz
µs
5.3
4, 12
Total Harmonic Distortion (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B)
BAT = –48 V, RLDC = RLAC = 600 Ω
Harmonic distortion
0 dBm
–64
–50
300 Hz to 3400 Hz
+7 dBm
–55
–40
2-wire, 0°C to +70°C
2-wire, –40°C to +85°C
+7
+10
+12
4-wire, 0°C to +70°C
4-wire, –40°C to +85°C
+7
+10
+12
4
4
2-wire, 0°C to +70°C
2-wire, –40°C to +85°C
–83
–80
–78
—
4
4-wire, 0°C to +70°C
4-wire, –40°C to +85°C
–83
–80
–78
dB
Idle Channel Noise
BAT = –48 V, RLDC = RLAC = 600 Ω; BAT = –24 V, RLDC = 300 Ω, RLAC = 600 Ω
C-message weighted noise
4
4
dBrnC
Psophometric weighted noise
dBmp
—
4
Note:
*P.G. = Performance Grade
SLIC Products
7
ELECTRICAL CHARACTERISTICS (continued)
Description
Test Conditions (See Note 1)
Min
Typ
Max
Unit
Note
Single Frequency Out-of-Band Noise (See Test Circuit E)
Metallic
4 kHz to 9 kHz
9 kHz to 1 MHz
256 kHz and harmonics**
–76
–76
–63
Longitudinal
1 kHz to 15 kHz
Above 15 kHz
256 kHz and harmonics**
–70
–85
–57
4
4, 5, 8
4, 5
dBm
4
4, 5, 8
4, 5
Line Characteristics (See Figures 1a, 1b, 1c)
Battery = –24 V, RLDC = 300 Ω
Battery = –43 V, RLDC = 600 Ω
Battery = –48 V, RLDC = 600 Ω
32.4
Long loops, Active state
Battery = –24 V, RLDC = 640 Ω
Battery = –43 V, RLDC = 1300 Ω
Battery = –48 V, RLDC = 1900 Ω
20.0
23.0
18.0
OHT state
Battery = –24 V, RLDC = 600 Ω
Battery = –48 V, RLDC = 600 Ω
15.5
Loop current
Tip Open state, RL = 0
Disconnect state, RL = 0
ILLIM (ITip and IRing)
Tip and ring shorted to GND
Short loops, Active state
35.0
4, 9
4
—
37.6
mA
17.5
4, 9
4
—
4, 9
—
19.5
1.0
70
105
30
35
75
100
9
—
175
135
225
9
—
Power Dissipation Battery, Normal Loop Polarity
On-hook Open Circuit state
Battery = –24 V, w/o switching reg.
Battery = –48 V, with switching reg.
On-hook OHT state
Battery = –24 V, w/o switching reg.
Battery = –48 V, with switching reg.
On-hook Active state
Battery = –24 V, w/o switching reg.
Battery = –48 V, with switching reg.
135
180
225
300
Off-hook OHT state
RL = 50 Ω
Battery = –24 V, w/o switching reg.
Battery = –48 V, with switching reg.
500
400
800
750
9
—
Off-hook Active state
RL = 50 Ω
Battery = –24 V, w/o switching reg.
Battery = –48 V, with switching reg.
800
800
1100
1000
9
—
100
mW
9
—
Supply Currents, Battery = –24 V or –48 V
VCC on-hook supply current
Open Circuit state
OHT state
Active state
3.0
6.0
7.5
4.5
10.0
12.0
VEE on-hook supply current
Open Circuit state
OHT state
Active state
1.0
2.2
2.7
2.3
3.5
6.0
Open Circuit state
OHT state
Active state
0.4
3.0
4.0
1.0
5.0
6.0
VBAT on-hook supply current
Note:
**Applies only when switching regulator is used.
8
Am7942 Data Sheet
mA
9
ELECTRICAL CHARACTERISTICS (continued)
Description
Test Conditions (See Note 1)
Min
Typ
Max
Unit
Note
dB
6
255
kΩ
4
+20
%
4.5
10.0
kΩ
9
—
mA
7
kΩ
4
Power Supply Rejection Ratio (VRIPPLE = 50 mVrms)
VCC
50 Hz to 3.4 kHz
3.4 kHz to 50 kHz
25
22
45
35
VEE
50 Hz to 3.4 kHz
3.4 kHz to 50 kHz
20
10
40
25
VBAT
50 Hz to 3.4 kHz
3.4 kHz to 50 kHz
27
20
45
40
Effective int. resistance
CAS to GND
85
170
IDET = 365/RD
–20
Off-Hook Detector
Current threshold
Ground-Key Detector Thresholds, Active State
Ground-key resistance threshold
Battery = –24 V, B(RING) to GND
Battery = –48 V, B(RING) to GND
Ground-key current threshold
B(RING) to GND
Midpoint to GND
Effective internal resistance
GKFIL to AGND/DGND
1.0
2.0
2.2
5.0
9
9
18
36
–5
–0.05
–50
0
54
Ring-Trip Detector Input
Bias current
Offset voltage
Source resistance = 0 to 2 MΩ
µA
+50
mV
11
Logic Inputs (C4–C1, E0, E1, and CHCLK)
Input High voltage
2.0
V
Input Low voltage
0.8
Input High current
All inputs except E1
–75
40
Input High current
Input E1
–75
45
Input Low current
–0.4
µA
mA
Logic Output (DET)
Output Low voltage
IOUT = 0.8 mA
Output High voltage
IOUT = –0.1 mA
0.4
V
2.4
Relay Driver Outputs (RINGOUT, TESTOUT)
On voltage
25 mA sink
+1.5
V
Off leakage
VOH = +15 V
100
µA
SLIC Products
9
RELAY DRIVER SCHEMATICS
TESTOUT
RINGOUT
BGND
BGND
15474A-002
2
TA = 70°C
TA = 25°C
ON Voltage
at RINGOUT or TESTOUT
(V)
1
0
0
30
60
Current into RINGOUT or TESTOUT (mA)
SWITCHING CHARACTERISTICS
Symbol
tgkde
Parameter
Test Conditions
E1 Low to DET High (E0 = 1)
E1 Low to DET Low (E0 = 1)
tshde
Ground-Key Detect state
RL open, RG connected
(See Figure H)
E1 High to DET Low (E0 = 1)
E1 High to DET High (E0 = 1)
Switchhook Detect state
RL = 600 Ω, RG open
(See Figure G)
Temperature
Range
Min
Typ
Max
0°C to +70°C
–40°C to +85°C
3.8
4.0
0°C to +70°C
–40°C to +85°C
1.1
1.6
0°C to +70°C
–40°C to +85°C
1.2
1.7
0°C to +70°C
–40°C to +85°C
3.8
4.0
Unit
Note
µs
4
SWITCHING WAVEFORMS
E1 to DET
E1
DET
tgkde
tshde
Note:
All delays measured at 1.4 V levels.
10
tgkde
tshde
15474A-003
Am7942 Data Sheet
Notes:
1. Unless otherwise noted, test conditions are BAT = –48 V, VCC = +5 V, VEE = –5 V, RL = 600 Ω, CHP = 0.33 µF,
RDC1 = RDC2 = 7.14 kΩ, CDC = 0.47 µF, RD = 35.4 kΩ, CCAS = 0.47 µF, no fuse resistors, RT =120 kΩ, and RRX = 60 kΩ.
Switching regulator components: L = 1 mH, CFIL = 0.47 µF (see Application Circuit).
2. Overload level is defined when THD = 1%.
3. Balance return signal is the signal generated at VTX by VRX. This specification assumes the two-wire AC load impedance
matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. For frequencies below 12 kHz, these tests are performed with a longitudinal impedance of 90 Ω and metallic impedance of
300 Ω. For frequencies greater than 12 kHz, a longitudinal impedance of 90 Ω and a metallic impedance of 135 Ω is used.
These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
7. “Midpoint” is defined as the connection point between two 300 Ω series resistors connected between A(TIP) and B(RING).
8. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
9. For –24 V battery, switching regulator is disabled. L, CHS, and VREG pins connected to VBAT pin; CHCLK pin connected to
AGND/DGND.
10. Assumes the following ZT network:
VTX
RSN
60 kΩ
60 kΩ
150 pF
11. Tested with 0 Ω source impedance. 2 MΩ is specified for system design purposes only.
12. Group delay can be considerably reduced by using a ZT network such as that shown in Note 10 above. The network reduces
the group delay to less than 2 µs. The effect of group delay on linecard performance may be compensated for by using the
QSLAC™ or DSLAC™ device.
Table 1.
SLIC Decoding
DET Output
State
C3 C2 C1
Two-Wire Status
E1 = 0
E1 = 1
0
0
0
0
Open Circuit
Ring trip
Ring trip
1
0
0
1
Ringing
Ring trip
Ring trip
2
0
1
0
Active
Loop detector
Ground key
3
0
1
1
On-Hook TX (OHT)
Loop detector
Ground key
4
1
0
0
Tip Open
Loop detector
—
5
1
0
1
Reserved
Loop detector
—
6
1
1
0
Active Polarity Reversal
Loop detector
Ground key
7
1
1
1
OHT Polarity Reversal
Loop detector
Ground key
SLIC Products
11
Table 2.
User-Programmable Components
Z T = 200 ( Z 2WIN – 2R F∗ )
ZT is connected between the VTX and RSN pins. The fuse resistors are RF, and Z2WIN is the desired 2-wire AC input impedance. When computing ZT, the internal current amplifier
pole and any external stray capacitance between VTX and
RSN must be taken into account.
200Z T
ZL
Z RX = ------------- • ------------------------------------------------G42 L Z T + 200 ( Z L + 2R F )
ZRX is connected from VRX to the RSN. ZT is defined above,
and G42L is the desired receive gain.
500 R DC1 + R DC2 = ------------I LOOP
RDC1, RDC2, and CDC form the network connected to the
RDC pin. RDC1 and RDC2 are approximately equal. ILOOP is
the desired loop current in the constant-current region.
R DC1 + R DC2
C DC = 1.5 ms • ------------------------------R DC1 R DC2
365
0.5 ms
R D = ---------, C D = ----------------IT
RD
RD and CD form the network connected from RD to –5 V, and
IT is the threshold current between on hook and off hook.
1
C CAS = ---------------------------5
3.4 • 10 π f c
CCAS is the regulator filter capacitor, and fc is the desired filter
cut-off frequency.
Note:
*RFUSE = 20 Ω–50 Ω, user selectable.
12
Am7942 Data Sheet
DC FEED CHARACTERISTICS
RDC1 + RDC2 = RDC = 14.28 kΩ
Active state
OHT state
Notes:
1. Constant-current region:
Active state:
500
IL = ----------RDC
OHT state:
250
I L = ---------R DC
2. Anti-saturation turn-on (Active state):
a. Battery independent:
VAB = 35.5 V,
(|VBAT| > 46.2 V)
b. Battery tracking:
VAB = 1.1 |VBAT| – 15,
VAB = 0.7 |VBAT| + 3.5,
(|VBAT| ≥ 46.2 V)
(|VBAT| < 46.2 V)
Active state:
VAB = 42.6,
VAB = 0.7 |VBAT| + 5.89,
(|VBAT| > 53 V)
(|VBAT| ≤ 53 V)
OHT state,
VAB = 39.1,
VAB = 0.7 |VBAT| + 4.7,
(|VBAT| > 49.8 V)
(|VBAT| ≤ 49.8 V)
3. Open circuit voltage:
4. Anti-saturation 1 region:
Active state:
R DC
V AB = 46.2 – I L æ -----------ö
è 70.4 ø
OHT state:
R DC
V AB = 39.1 – I L æ -----------ö
è 70.4 ø
5. Anti-saturation 2 region:
Active state:
R DC
V AB = 0.7 V BAT + 5.89 – I L æ -----------ö
è 210 ø
OHT state:
R DC
V AB = 0.7 V BAT + 4.7 – IL æ -----------ö
è 210 ø
a. VA–VB (VAB) Voltage vs. Loop Current (Typical)
SLIC Products
13
DC FEED CHARACTERISTICS (continued)
RDC1 + RDC2 = RDC = 14.28 kΩ
VBAT = 47.3 V
b. Loop Current vs. Load Resistance (Typical)
A
RSN
a
RL
RDC1
SLIC
IL
b
RDC2
B
CDC
RDC
Feed current programmed by RDC1 and RDC2
c. Feed Programming
Figure 1. DC Feed Characteristics
14
Am7942 Data Sheet
15474A-004
TEST CIRCUITS
A(TIP)
VTX
VTX
A(TIP)
RL
RT
2
SLIC
VL
VAB
SLIC
VAB
AGND
RL
RT
AGND
RL
RRX
2
RRX
B(RING) RSN
B(RING)
RSN
VRX
IL4-2 = –20 log (VAB / VRX)
IL2-4 = –20 log (VTX / VAB)
BRS = 20 log (VTX / VRX)
B. Four- to Two-Wire Insertion Loss and Balance Return Signal
A. Two- to Four-Wire Insertion Loss
ZD
1/ωC << RL
S1
A(TIP)
VTX
A(TIP)
VTX
RL
2
C
VL
RT
SLIC
R
AGND
RT
AGND
VM
VS
VL
SLIC
R
RL
S2
2
B(RING)
RRX
RSN
VRX
ZIN
RSN
B(RING)
RRX
S2 Open, S1 Closed:
L-T Long. Bal. = 20 log (VAB / VL)
L-4 Long. Bal. = 20 log (VTX / VL)
Note:
ZD is the desired impedance (e.g., the characteristic
impedance of the line).
S2 Closed, S1 Open:
RL = –20 log (2 VM / VS )
4-L Long. Sig. Gen. = 20 log (VL / VRX)
C. Longitudinal Balance
D. Two-Wire Return Loss Test Circuit
SLIC Products
15
TEST CIRCUITS (continued)
RL
C
A(TIP)
A(TIP)
68 Ω
56 Ω
SM
VN
IDC
RL
SLIC
B(RING)
RE
68 Ω
B(RING)
SE
C
1/ωC << 90 Ω
Current Feed or Ground Key
E. Single-Frequency Noise
F. Ground-Key Detection Center Point Test
VCC
6.2 kΩ
A(TIP)
A(TIP)
DET
15 pF
RL = 600 Ω
B(RING)
RG
E1
B(RING)
RG: 2 kΩ at VBAT = –48 V
1 kΩ at VBAT = –24 V
H. Ground-Key Switching
G. Loop-Detector Switching
16
Am7942 Data Sheet
PHYSICAL DIMENSIONS
PL032
SLIC Products
17
REVISION SUMMARY
Revision C to Revision D
•
Minor changes were made to the data sheet style and format to conform to Legerity standards.
•
Table 1—Some information in the table was revised, including the addition of the Reserved status.
Revision D to Revision E
•
Minor changes were made to the data sheet style and format to conform to Legerity standards.
•
In the Pin Description table, the TP pin description was inserted/changed to: “Thermal pin. Connection for heat
dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases,
the TP pins can connect to an area of copper on the board to enhance heat dissipation."
Revision E to Revision F
•
The physical dimension (PL032) was added to the Physical Dimensions section.
•
Deleted the Ceramic DIP and Plastic DIP packages and references to them.
• Updated the Pin Description table to correct inconsistencies.
Legerity provides silicon solutions that enhance the performance, speeds time-to-market, and lowers the system
cost of our customers' products. By combining process, design, systems architecture, and a complete set of
software and hardware support tools with unparalleled factory and worldwide field applications support, Legerity
ensures its customers enjoy a smoother design experience. It is this commitment to our customers that places
Legerity in a class by itself.
18
Am7942 Data Sheet
The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product
descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights
is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever,
and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness
for a particular purpose, or infringement of any intellectual property right.
Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the
body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create
a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or
make changes to its products at any time without notice.
© 1999 Legerity, Inc.
All rights reserved.
Trademarks
Legerity, the Legerity logo, and combinations thereof, DSLAC and QSLAC are trademarks of Legerity, Inc.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
P.O. Box 18200
Austin, Texas 78760-8200
Telephone: (512) 228-5400
Fax: (512) 228-5510
North America Toll Free: (800) 432-4009
To contact the Legerity Sales Office nearest you,
or to download or order product literature, visit
our website at www.legerity.com.
To order literature in North America, call:
(800) 572-4859
or email:
[email protected]
To order literature in Europe or Asia, call:
44-0-1179-341607
or email:
Europe — [email protected]
Asia — [email protected]